







- Examples:
- Silicon nitride (Si<sub>3</sub>N<sub>4</sub>)
- Silicon dioxide (SiO<sub>2</sub>)
- Aluminum
- Copper
- Polysilicon

There are various ways to deposit a material on a substrate:

- Chemical-vapor deposition (CVD)
- Low-pressure chemical-vapor deposition (LPCVD)
- Plasma-assisted chemical-vapor deposition (PECVD)
- Sputter deposition

Material that is being deposited using these techniques covers the entire wafer.



## **Epitaxy**

Epitaxial growth consists of the formation of a layer of single-crystal silicon on the surface of the silicon material so that the crystal structure of the silicon is continuous across the interfaces.

- It is done externally to the material as opposed to diffusion which is internal
- The epitaxial layer (epi) can be doped differently, even oppositely, of the material on which it grown
- It accomplished at high temperatures using a chemical reaction at the surface
- The epi layer can be any thickness, typically 1-20 microns



Digital Integrated Circuit Design

Fig. 150-09

## **Photolithography**

Components

- Photoresist material
- Mask
- Material to be patterned (e.g., oxide)

Positive photoresist

Areas exposed to UV light are soluble in the developer

Negative photoresist

Areas not exposed to UV light are soluble in the developer

Steps

- 1. Apply photoresist
- 2. Soft bake (drives off solvents in the photoresist)
- 3. Expose the photoresist to UV light through a mask
- 4. Develop (remove unwanted photoresist using solvents)
- 5. Hard bake (  $\approx 100^{\circ}$ C)
- 6. Remove photoresist (solvents)

Digital Integrated Circuit Design

© P.E. Allen - 2003

Page 12



## **Illustration of Photolithography - Exposure**







## <u>TYPICAL DSM CMOS FABRICATION PROCESS</u> <u>Major Fabrication Steps for a DSM CMOS Process</u>

- 1.) *p* and *n* wells
- 2.) Shallow trench isolation
- 3.) Threshold shift
- 4.) Thin oxide and gate polysilicon
- 5.) Lightly doped drains and sources
- 6.) Sidewall spacer
- 7.) Heavily doped drains and sources
- 8.) Siliciding (Salicide and Polycide)
- 9.) Bottom metal, tungsten plugs, and oxide
- 10.) Higher level metals, tungsten plugs/vias, and oxide
- 11.) Top level metal, vias and protective oxide

Digital Integrated Circuit Design

© P.E. Allen - 2003

Page 16

ECE 4420 – CMOS Technology (12/11/03)

## **Step 1 – Starting Material**

The substrate should be highly doped to act like a good conductor.





ECE 4420 - CMOS Technology (12/11/03)

# Step 4 – Threshold Shift and Anti-Punch Through Implants

The natural thresholds of the NMOS is about 0V and of the PMOS is about -1.2V. An *n*-implant is used to make the NMOS harder to invert and the PMOS easier resulting in threshold voltages balanced around zero volts.

Also an implant can be applied to create a higher-doped region beneath the channels to prevent punch-through from the drain depletion region extending to source depletion region.



# **Step 5 – Thin Oxide and Polysilicon Gates**

A thin oxide is deposited followed by polysilicon. These layers are removed where they are not wanted.





## Step 7 – Sidewall Spacers

A layer of dielectric is deposited on the surface and removed in such a way as to leave "sidewall spacers" next to the thin-oxide-polysilicon-polycide sandwich. These sidewall spacers will prevent the part of the source and drain next to the channel from becoming heavily doped.





## Step 8 – Implantation of the Heavily Doped Sources and Drains

Note that not only does this step provide the completed sources and drains but allows for ohmic contact into the wells and substrate.



Digital Integrated Circuit Design

r uge 2.



Digital Integrated Circuit Design



level metal and a protective layer to hermetically seal the circuit from the environment. Note that metal is used for the upper level metal vias. The chip is electrically connected by removing the protective layer over large bonding pads.



Digital Integrated Circuit Design

© P.E. Allen - 2003



Digital Integrated Circuit Design

<sup>©</sup> P.E. Allen - 2003

ECE 4420 – CMOS Technology (12/11/03)

#### **SUMMARY**

- Fabrication is the means by which the circuit components, both active and passive, are built as an integrated circuit.
  Basic process steps include:

  Oxide growth
  Thermal diffusion
  Ion implantation
  Deposition
  Etching
  Etching
  Epitaxy

  The complexity of a process can be measured in the terms of the number of masking steps or masks required to implement the process.
  Major Processing Steps for DSM CMOS:

  p and n wells
  - 1.) p and n wents 2.) Shallow transh is:
  - 2.) Shallow trench isolation
  - 3.) Threshold shift
  - 4.) Thin oxide and gate polysilicon
  - 5.) Lightly doped drains and sources
  - 6.) Sidewall spacer
  - 7.) Heavily doped drains and sources
  - 8.) Siliciding (Salicide and Polycide)
  - 9.) Bottom metal, tungsten plugs, and oxide
  - 10.) Higher level metals, tungsten plugs/vias, and oxide
  - 11.) Top level metal, vias and protective oxide

Digital Integrated Circuit Design

© P.E. Allen - 2003

ECE 4420 – CMOS Technology (12/11/03)

Page 32

# **INTEGRATED CIRCUIT LAYOUT**

## **MOS Transistor Layout**

Example of the layout of a single MOS transistor:



Comments:

- Make sure to contact the source and drain with multiple contacts to evenly distribute the current flow under the gate.
- Minimize the area of the source and drain to reduce bulk-source/drain capacitance.



## **Example 1 - Resistance Calculation**

Given a polysilicon resistor like that drawn above with  $W=0.8\mu$ m and  $L=20\mu$ m, calculate  $\rho_{\rm S}$  (in  $\Omega/\Box$ ), the number of squares of resistance, and the resistance value. Assume that  $\rho$  for polysilicon is  $9 \times 10^{-4} \Omega$ -cm and polysilicon is 3000 Å thick. Ignore any contact resistance.

<u>Solution</u>

First calculate  $\rho_{\rm S}$ .

$$\rho_{\rm S} = \frac{\rho}{\rm T} = \frac{9 \times 10{\text{-}}4 \ \Omega{\text{-}}{\rm cm}}{3000 \times 10{\text{-}}8 \ {\rm cm}} = 30 \ \Omega/\Box$$

The number of squares of resistance, N, is

$$N = \frac{L}{W} = \frac{20\mu m}{0.8\mu m} = 25$$

giving the total resistance as

$$R = \rho_{\rm S} \times {\rm N} = 30 \times 25 = 750 \ \Omega$$

Digital Integrated Circuit Design

ECE 4420 – CMOS Technology (12/11/03)

#### **Design Rules**

Design rules are geometrical constraints that guarantee the proper operation of a circuit implemented by a given CMOS process.

These rules are necessary to avoid problems such as device misalignment, metal fracturing, lack of continuity, etc.

Design rules are expressed in terms of minimum dimensions such as minimum values of:

- Widths
- Separations
- Extensions
- Overlaps
- Design rules typically use a minimum feature dimension called "lambda". Lambda is usually equal to the minimum channel length.
- Minimum resolution of the design rules is typically half lambda.
- In most processes, lambda can be scaled or reduced as the process matures.

Page 36

© P.E. Allen - 2003



BSPG = Boron and Phosphorus doped Silicate Glass (oxide)

*Kooi Nitride* = A thin layer of silicon nitride on the silicon surface as a result of the reaction of silicon with the HN3 generated, during the field oxidation.

TEOS = Tetro-Ethyl-Ortho-Silicate. A chemical compound used to deposit conformal oxide films.



• In addition, the high temperature of the epitaxial process causes the buried layers to diffuse upward and downward.



- The silicon nitride is use to impede the growth of the thick oxide which allows contact to the substrate
- $\alpha$ -silicon is used for stress relief and to minimize the bird's beak encroachment







• The polysilicon not over the emitter window is removed and the n-type carriers diffuse into the base forming the emitter









© P.E. Allen - 2003



ECE 4420 - CMOS Technology (12/11/03)

#### **SUMMARY**

- This section has illustrated the major process steps for a 0.5micron BiCMOS technology.
- The performance of the active devices are:
  - npn bipolar junction transistor:

 $f_T = 12$ GHz,  $\beta_F = 100-140$  $BV_{CEO} = 7V$ *n*-channel FET:  $K' = 127 \mu A/V^2$   $V_T = 0.64 V$  $\lambda_N \approx 0.060$ *p*-channel FET:  $K' = 34 \mu A/V^2$  $V_T = -0.63 V$  $\lambda_P \approx 0.072$ 

Although today's state of the art is 0.25µm to 0.13µm BiCMOS, the processing steps • illustrated above approximate that which is done in a smaller geometry.