


EXAMINATION NO. 3 - SOLUTIONS
(Average score = 65/100)

Problem 1 - (30 points)

Find the optimum delay and the device sizes in each of the logic circuits below for the path shown using optimal path delay concepts. Assume that the channel length of all transistors is $0.1\mu\text{m}$ and that the technology corresponds to $0.13\mu\text{m}$ CMOS technology.



Solution

$$\text{Fanout Delay} = \left[\tau_{\text{nor}2} \left(\frac{C_1}{C_{\text{in}}} \right) \tau_{\text{inv}} \left(\frac{C_2}{C_1} \right) \tau_{\text{nand}3} \left(\frac{C_{\text{load}}}{C_2} \right) \right]^{1/3} = \left[\tau_{\text{nor}2} \tau_{\text{inv}} \tau_{\text{nand}3} \left(\frac{C_{\text{load}}}{C_{\text{in}}} \right) \right]^{1/3}$$

$$\tau_{\text{nor}2} = \tau_{\text{nand}3} = 5R_{\text{eqn}}C_gL_n = 5 \cdot 12.5\text{k} \cdot 2\text{fF}/\mu\text{m} \cdot 0.1\mu\text{m} = 12.5\text{ps}$$

$$\tau_{\text{inv}} = 3R_{\text{eqn}}C_gL_n = 3 \cdot 12.5\text{k} \cdot 2\text{fF}/\mu\text{m} \cdot 0.1\mu\text{m} = 7.5\text{ps}$$

$$\begin{aligned} \therefore \text{Fanout Delay} &= [5 \cdot 3 \cdot 5 \cdot (C_{\text{load}}/C_{\text{in}})]^{1/3} R_{\text{eqn}}C_gL_n = (5 \cdot 3 \cdot 5 \cdot 200)^{1/3} R_{\text{eqn}}C_gL_n \\ &= (5 \cdot 3 \cdot 5 \cdot 200)^{1/3} R_{\text{eqn}}C_gL_n = 15,000^{1/3} R_{\text{eqn}}C_gL_n = 24.662 R_{\text{eqn}}C_gL_n \end{aligned}$$

Setting each stage fanout-delay equal to this term gives the input capacitances working from the output back to the input.

$$C_2 = \frac{5C_{\text{load}}}{24.662} = \frac{5 \cdot 200\text{fF}}{24.662} = 40.55\text{fF}, \quad C_1 = \frac{3C_2}{24.662} = \frac{5 \cdot 40.55\text{fF}}{24.662} = 4.932\text{fF}$$

$$\text{Checking } C_{\text{in}} \text{ gives, } C_{\text{in}} = \frac{5C_1}{24.662} = \frac{5 \cdot 4.932\text{fF}}{24.662} = 1\text{fF}$$

Next, set each gate delay equal to $R_{\text{eff}}C_{\text{in}} = R_{\text{eqn}}\left(\frac{L_n}{W}\right)C_{\text{in}}$ to find W .

$$\text{NOR2: } 5R_{\text{eqn}}C_gL_n = R_{\text{eqn}}\left(\frac{L_n}{W}\right)C_{\text{in}} \rightarrow W = \frac{C_{\text{in}}}{5C_g} = \frac{1\text{fF}}{5 \cdot 2\text{fF}/\mu\text{m}} = 0.1\mu\text{m}$$

$$\therefore W_n = W = \underline{0.1\mu\text{m}} \text{ and } W_p = 4W = \underline{0.4\mu\text{m}}$$

$$\text{INV: } 3R_{\text{eqn}}C_gL_n = R_{\text{eqn}}\left(\frac{L_n}{W}\right)C_1 \rightarrow W = \frac{C_1}{3C_g} = \frac{4.932\text{fF}}{3 \cdot 2\text{fF}/\mu\text{m}} = 0.82\mu\text{m}$$

$$\therefore W_n = W = \underline{0.82\mu\text{m}} \text{ and } W_p = 2W = \underline{0.164\mu\text{m}}$$

$$\text{NAND3: } 5R_{\text{eqn}}C_gL_n = R_{\text{eqn}}\left(\frac{L_n}{W}\right)C_2 \rightarrow W = \frac{C_2}{5C_g} = \frac{40.55\text{fF}}{5 \cdot 2\text{fF}/\mu\text{m}} = 4.055$$

$$\therefore W_n = 3W = \underline{12.16\mu\text{m}} \text{ and } W_p = 2W = \underline{8.11\mu\text{m}}$$

$$\text{Total delay} = \tau_{\text{nand}3} \left(\frac{200}{40.55 + \gamma_{\text{nand}3}} \right) + \tau_{\text{inv}} \left(\frac{40.55}{4.932 + \gamma_{\text{inv}}} \right) + \tau_{\text{nor}2} \left(\frac{4.932}{1 + \gamma_{\text{nor}2}} \right)$$

$$\gamma_{\text{nand}3} = \frac{C_{\text{self}}}{C_{\text{in}}} = \frac{13WC_{\text{eff}}}{5WC_g} = \frac{13 \cdot 1}{5 \cdot 2} = 1.3, \quad \gamma_{\text{inv}} = 0.5, \quad \gamma_{\text{nor}2} = \frac{(W_n + W_p + W_p)C_{\text{eff}}}{4WC_g} = \frac{6 \cdot 1}{4 \cdot 2} = 0.75$$

$$\therefore \text{Total delay} = 12.5\text{ps}(4.932 + 1.3) + 7.5\text{ps}(8.22 + 0.5) + 12.5\text{ps}(4.932 + 0.75) = \underline{214\text{ps}}$$

Problem 2 – (25 points)

For the logic circuit in Problem 1, find the optimum delay and the device sizes in each of the logic circuits below for the path shown using logical effort concepts. Assume that the channel length of all transistors is $0.1\mu\text{m}$ and that the technology corresponds to $0.13\mu\text{m}$ CMOS technology.

Solution

$$\text{Total path effort} = PE = LE_{\text{nor2}} \times LE_{\text{inv}} \times LE_{\text{nand3}} \times \frac{C_{\text{load}}}{C_{\text{in}}} = \left(\frac{5}{3}\right)(1)\left(\frac{5}{3}\right)\left(\frac{200}{1}\right) = 555.55$$

$$\text{Stage effort} = SE = (555.55)^{1/3} = 8.22$$

$$\text{Delay} = D = 3(8.22) + 1.5 + 0.5 + 1.5 = 28.162$$

$$\text{Minimum path delay} = D \times \tau_{\text{inv}} = 28.162 \times 7.5\text{ps} = \underline{211.2\text{ps}}$$

Working backwards from the output to the input we compute the input capacitances:

$$LE_{\text{nand3}} \left(\frac{C_{\text{load}}}{C_2} \right) = 8.22 \rightarrow C_2 = \frac{LE_{\text{nand3}} C_{\text{load}}}{8.22} = \frac{(5/3) \times 100\text{fF}}{8.22} = 40.55\text{fF}$$

$$LE_{\text{inv}} \left(\frac{C_2}{C_1} \right) = 8.22 \rightarrow C_1 = \frac{LE_{\text{inv}} C_2}{8.22} = \frac{(1) \times 40.55\text{fF}}{8.22} = 4.932\text{fF}$$

$$LE_{\text{nor2}} \left(\frac{C_{\text{load}}}{C_2} \right) = 8.22 \rightarrow C_2 = \frac{LE_{\text{nor2}} C_1}{8.22} = \frac{(5/3) \times 4.932\text{fF}}{8.22} = 1\text{fF}$$

Next, set each gate delay equal to $R_{\text{eff}} C_{\text{in}} = R_{\text{eqn}} \left(\frac{L_n}{W} \right) C_{\text{in}}$ to find W .

$$\text{NOR2: } 5R_{\text{eqn}} C_g L_n = R_{\text{eqn}} \left(\frac{L_n}{W} \right) C_{\text{in}} \rightarrow W = \frac{C_{\text{in}}}{5C_g} = \frac{1\text{fF}}{5.2\text{fF}/\mu\text{m}} = 0.1\mu\text{m}$$

$$\therefore W_n = W = \underline{0.1\mu\text{m}} \text{ and } W_p = 4W = \underline{0.4\mu\text{m}}$$

$$\text{INV: } 3R_{\text{eqn}} C_g L_n = R_{\text{eqn}} \left(\frac{L_n}{W} \right) C_1 \rightarrow W = \frac{C_1}{3C_g} = \frac{4.932\text{fF}}{3.2\text{fF}/\mu\text{m}} = 0.82\mu\text{m}$$

$$\therefore W_n = W = \underline{0.82\mu\text{m}} \text{ and } W_p = 2W = \underline{0.164\mu\text{m}}$$

$$\text{NAND3: } 5R_{\text{eqn}} C_g L_n = R_{\text{eqn}} \left(\frac{L_n}{W} \right) C_2 \rightarrow W = \frac{C_2}{5C_g} = \frac{40.55\text{fF}}{5.2\text{fF}/\mu\text{m}} = 4.055$$


$$\therefore W_n = 3W = \underline{12.16\mu\text{m}} \text{ and } W_p = 2W = \underline{8.11\mu\text{m}}$$

$$\text{Total delay} = \tau_{\text{nand3}} \left(\frac{200}{40.55 + \gamma_{\text{nand3}}} \right) + \tau_{\text{inv}} \left(\frac{4.932}{4.932 + \gamma_{\text{inv}}} \right) + \tau_{\text{nor2}} \left(\frac{4.932}{1 + \gamma_{\text{nor2}}} \right)$$

$$\gamma_{\text{nand3}} = \frac{C_{\text{self}}}{C_{\text{in}}} = \frac{13WC_{\text{eff}}}{5WC_g} = \frac{13 \cdot 1}{5 \cdot 2} = 1.3, \gamma_{\text{inv}} = 0.5, \gamma_{\text{nor2}} = \frac{(W_n + W_p + W_p)C_{\text{eff}}}{4WC_g} = \frac{6 \cdot 1}{4 \cdot 2} = 0.75$$

Problem 3 – (25 points)

For the logic circuit shown below, assume that the transmission gates are all $4\lambda:2\lambda$ and that the inverters driving the transmission gates have PMOS transistors that are $8\lambda:2\lambda$, and NMOS transistors that are $4\lambda:2\lambda$, where $\lambda = 0.1\mu\text{m}$. The output inverter is to drive a 50 fF load. The output inverter is 4 times larger than the input inverters.



(a.) Write the logic expression for the output function in terms of A , B , sel , and $selB$.


(b.) Draw an equivalent RC circuit model for the path from A to C assuming that the sel signal is high. Write down the individual contributions for each resistance and capacitance and place the total values at the appropriate nodes.

(c.) Find the Elmore delay from A to C .

Solution

$$(a.) \text{OUT} = \overline{sel \cdot A} + \overline{\overline{sel} \cdot \overline{A}} = (\overline{sel} + A) \cdot (sel \cdot B) = A \cdot sel + B \cdot selB$$

(b.) The equivalent RC circuit model is shown below.



The quantities in this model are:

$$R_{inv} = 12.5\text{k}\Omega \left(\frac{2\lambda}{4\lambda} \right) = 6.25\text{k}\Omega, \quad C_{inv} = C_{eff}(W_n + W_p) = 1\text{fF}/\mu\text{m}(0.4\mu\text{m} + 0.8\mu\text{m}) = 1.2\text{fF},$$

$$C_{eff}(2W) = 1\text{fF}/\mu\text{m}(0.8\mu\text{m}) = 0.8\text{fF}, \quad C_g W = 2\text{fF}/\mu\text{m}(0.4\mu\text{m}) = 0.8\text{fF}$$

$$R_{TG} = 12.5\text{k}\Omega \left(\frac{2\lambda}{4\lambda} \right) = 6.25\text{k}\Omega, \quad \text{and } 4C_{inv} = 4C_g W = 4(2\text{fF}/\mu\text{m})(1.2\mu\text{m}) = 9.6\text{fF}$$

(c.) The Elmore delay from A to C is given as



$$\begin{aligned} t_{AC} &= 6.25\text{k}\Omega(1.2\text{fF} + 0.8\text{fF} + 0.8\text{fF}) + (6.25\text{k}\Omega + 6.25\text{k}\Omega)(0.8\text{fF} + 0.8\text{fF} + 0.8\text{fF} + 9.6\text{fF}) \\ &= 6.25\text{k}\Omega(2.8\text{fF}) + 6.25\text{k}\Omega(12\text{fF}) = 17.5\text{ps} + 150\text{ps} = \underline{\underline{167.5\text{ps}}} \end{aligned}$$

Problem 4 – (20 points)

(a.) Find the equivalent dynamic gate of the static logic gate shown. (b.) Find the logical effort for both gates.

Solution

(a.) The equivalent circuit is shown where the clock is assumed to arrive first before *A* and *B*.



(b.) Both gates have equal rise and fall times. Therefore the logical effort for both gates is as follows:

$$LE_{static} = \frac{8\lambda + 8\lambda}{4\lambda + 8\lambda} = \frac{16}{12} = \frac{4}{3} = \underline{\underline{1.33}}$$

$$LE_{dynamic} = \frac{8\lambda}{4\lambda + 8\lambda} = \frac{8}{12} = \frac{2}{3} = \underline{\underline{0.67}}$$