## EXAMINATION NO. 3

NAME SCORE /100

INSTRUCTIONS: This exam is open textbook only. The exam consists of 4 questions for a total of 100 points. Please show your work leading to your answers so that maximum partial credit may be given where appropriate. Be sure to turn in your exam with the problems in numerical order, firmly attached together.

## Problem 1-(30 points)

Find the optimum delay and the device sizes in each of the logic circuits below for the path shown using optimal path delay concepts. Assume that the channel length of all transistors is $0.1 \mu \mathrm{~m}$ and that the technology corresponds to $0.13 \mu \mathrm{~m}$ CMOS technology.


## Problem 2-(25 points)

For the logic circuit in Problem 1, find the optimum delay and the device sizes in each of the logic circuits below for the path shown using logical effort concepts. Assume that the channel length of all transistors is $0.1 \mu \mathrm{~m}$ and that the technology corresponds to $0.13 \mu \mathrm{~m}$ CMOS technology.

## Problem 3-(20 points)

For the logic circuit shown below, assume that the transmission gates are all $4 \lambda: 2 \lambda$ and that the inverters driving the transmission gates have PMOS transistors that are $8 \lambda: 2 \lambda$, and NMOS transistors that are $4 \lambda: 2 \lambda$, where $\lambda=0.1 \mu \mathrm{~m}$. The output inverter is to drive a 50 fF load. The output inverter is 4 times larger than the input inverters.
(a.) Write the logic expression for the output function in terms of $A, B$, sel, and selB.
(b.) Draw an equivalent $R C$ circuit model for the path from $A$ to $C$ assuming that the sel signal is high. Write down the individual contributions
 for each resistance and capacitance and place the total values at the appropriate nodes.
(c.) Find the Elmore delay from $A$ to $C$.

## Problem 4-(25 points)

(a.) Find the equivalent dynamic gate of the static logic gate shown. (b.) Find the logical effort for both gates.


## Extra Sheet

