## Homework Assignment No. 1 - Solutions

## Problem P1.7

This question is as easy as it looks, no tricks here.
a. The delay from ' $a$ ' to ' $b$ ' is simply the delay of an inverter times the number of inverters which would be 10 ns .
b.
i. The period in this case is simply twice the delay around the loop, $\mathrm{T}=20 \mathrm{~ns}$.
ii. The frequency is $1 / \mathrm{T}=50 \mathrm{MHz}$.

## Problem P1.8

The delay of an RC circuit with a step input applied is:

$$
V(t)=1.2\left(1-e^{-1 / R C}\right)
$$

In our case, we are solving for $t$ :
c. For $\mathrm{V}(\mathrm{t})=0.6 \mathrm{~V}$ :

$$
t=12.5\left(10^{3}\right) \times(100) 10^{-15} \ln \left(\frac{1.2}{0.6}\right)=12.5 \times 10^{-10} \ln (2)=866 \mathrm{ps}
$$

d. 1.2 V :

$$
t=\infty
$$

This circuit will never read 1.2 V .
e. The delay from $10 \%$ to $90 \% V_{D D}$ :

$$
\begin{gathered}
0.1=\left(1-e^{-1 / R C}\right) \\
\therefore t_{10 \%}=132 p s \\
0.9=\left(1-e^{-1 / R C}\right) \\
\therefore t_{90 \%}=2.88 n s \\
t=t_{90 \%}-t_{10 \%}=2.88-0.132=2.75 n \mathrm{~s}
\end{gathered}
$$

## Problem P1.9

The delay for f and g uses the exponential rise/fall equation:
f. For $R_{D O W N}$ :

$$
V(t)=1.2 e^{-1 / R C} \quad \therefore t_{\text {DOWN }}=8.66 \mathrm{~ms}
$$

g. For $R_{U P}$ :

$$
V(t)=1.2\left(1-e^{-1 / R c}\right) \quad \therefore t_{U P}=20.8 m s
$$

h. The ratio of delays is:

$$
t_{\text {RATIO }}=\frac{t_{\text {UP }}}{t_{\text {DOWN }}}=\frac{20.8}{8.7}=2.4
$$

or 0.42 (depending on which way you did the ratio.)

## Problem P2.1

P1.2. a) The solution for the NMOS case is based on Example 2.4:
The equation for $V_{T 0}$ is: $V_{T 0}=V_{F B}-2 \phi_{F}-\frac{Q_{B}}{C_{O X}}$
Calculate each individual component.

$$
\begin{aligned}
& \phi_{F p}=\frac{k T}{q} \ln \frac{n_{i}}{N_{A}}=-0.026 \ln \frac{3 \times 10^{17}}{1.4 \times 10^{10}}=-0.44 \mathrm{~V} \\
& \phi_{G C}=\phi_{F p}-\phi_{G(\text { gate })}=-0.44-0.55=-0.99 \mathrm{~V} \\
& \varepsilon_{\mathrm{OX}}=4 \varepsilon_{0}=3.5 \times 10^{-13} \mathrm{~F} / \mathrm{cm} \quad C_{O X}=1.6 \times 10^{-6} \mathrm{~F} / \mathrm{cm}^{2} \\
& Q_{B 0}=3 \times 10^{-7} \mathrm{C} / \mathrm{cm}^{2} \quad \frac{Q_{B 0}}{C_{O X}}=\frac{3 \times 10^{-7}}{1.6 \times 10^{-6}}=0.188 \mathrm{~V} \\
& \frac{Q_{O X}}{C_{O X}}=\frac{6 \times 10^{11} \times 1.6 \times 10^{-19}}{1.6 \times 10^{-6}}=0.06 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{TO}}=-0.99-(-0.88)-(-0.188)-0.060=+0.018 \mathrm{~V}
\end{aligned}
$$

For the PMOS device:

$$
\begin{aligned}
& \phi_{F n}=\frac{k T}{q} \ln \frac{N_{D}}{n_{i}}=0.026 \ln \frac{3 \times 10^{17}}{1.4 \times 10^{10}}=0.44 \mathrm{~V} \\
& \phi_{G C}=\phi_{F n}-\phi_{G(g a t e)}=0.44+0.55=+0.99 \mathrm{~V} \\
& Q_{B 0}=3 \times 10^{-7} \mathrm{C} / \mathrm{cm}^{2} \quad \frac{Q_{B 0}}{C_{O X}}=\frac{3 \times 10^{-7}}{1.6 \times 10^{-6}}=0.188 \mathrm{~V} \\
& \frac{Q_{O X}}{C_{O X}}=\frac{6 \times 10^{11} \times 1.6 \times 10^{-19}}{1.6 \times 10^{-6}}=0.06 \mathrm{~V} \\
& \mathrm{~V}_{\text {TO }}=0.99-(0.88)-(0.188)-0.060=-0.138 \mathrm{~V}
\end{aligned}
$$

b) The magnitude of $V_{T 0}$ would be higher. Since the device is PMOS this means that $V_{T 0}$ is lowered. Since the only thing that's been changed is the doping of the gate, only $\phi_{G}$ changes.
The new $V_{T 0}$ then becomes:

$$
V_{T 0}=-0.11-0.88-0.188-0.6=-1.24 \mathrm{~V}
$$

## Problem P2.1-Continued

c) Since $V_{T 0}$ will be adjusted with implanted charge $\left(Q_{I}\right)$ :

$$
\begin{aligned}
\frac{Q_{I}}{C_{O X}} & =0.4-0.018 \\
\frac{Q_{I}}{C_{O X}} & =0.382 \mathrm{~V} \\
Q_{I} & =\left(1.6 \times 10^{-6}\right)(0.382 \mathrm{~V})
\end{aligned}
$$

To calculate the threshold implant level $N_{I}$ :

$$
\begin{aligned}
& q N_{I}=\left|Q_{I}\right| \\
& N_{I}=\frac{\left|Q_{I}\right|}{q}
\end{aligned}
$$

For the NMOS device from part(a):

$$
N_{I}=-\frac{Q_{I}}{q}=-\frac{0.6 \times 10^{-6}}{1.6 \times 10^{-19}}=3.82 \times 10^{12} \text { ions } / \mathrm{cm}^{2} \text { (p-type) }
$$

For the PMOS device from part(a):

$$
N_{I}=-\frac{Q_{I}}{q}=-\frac{\left(1.6 \times 10^{-6}\right)(0.4-0.138)}{1.6 \times 10^{-19}}=2.62 \times 10^{12} \text { ions } / \mathrm{cm}^{2} \quad \text { (n-type) }
$$

For the PMOS device from part(b):

$$
N_{I}=-\frac{Q_{I}}{q}=-\frac{\left(1.6 \times 10^{-6}\right)(1.24-0.4)}{1.6 \times 10^{-19}}=8.4 \times 10^{12} \text { ions } / \mathrm{cm}^{2} \text { (p-type) }
$$

d) The advantage of having the gate doping be $\mathrm{n}^{+}$for NMOS and $\mathrm{p}^{+}$for PMOS could be seen from analysis above. Doping the gates in such a way leads to devices with lower threshold voltages, but enables the implant adjustment with the same kind of impurities that used in the bulk (p-type for NMOS and n-type for PMOS). If we were to use the same kind of doping in gate as in the body (i.e. $\mathrm{n}^{+}$for PMOS and $\mathrm{p}^{+}$for NMOS) that would lead to higher un-implanted threshold voltages. Adjusting them to the required lower threshold voltage would necessitate implantation of the impurities of the opposite type near the oxide-Si interface. This is not desirable. Also, the doping of the poly gate can be carried out at the same time as the source and drain and therefore does not require an extra step.

## Problem P2.3

P1.3. a) For each transistor, derive the region of operation. In our case, for $V_{G S}=0 \mathrm{~V}, 0.4 \mathrm{~V}$, the transistor is in the cutoff region and there is no current. For $V_{G S}=0.8 \mathrm{~V}, 1.2 \mathrm{~V}$, first calculate the saturation voltage $V_{\text {Dsat }}$ using:

$$
V_{D S A T}=\frac{\left(V_{G S}-V_{T}\right) E_{C} L}{V_{G S}-V_{T}+E_{C} L}
$$

For our transistors, this would be:

|  | $V_{G S}=0.8 \mathrm{~V}$ | $V_{G S}=1.2 \mathrm{~V}$ |
| :---: | :---: | :---: |
| NMOS | 0.24 V | 0.34 V |
| PMOS | 0.35 V | 0.61 V |

Next, we derive the IV characteristics using the linear and saturation current equations, we get the graphs shown below.

IV Characteristic of NMOS


## Problem P2.3-Continued

## IV Characteristic of PMOS



To plot $I_{D S}$ vs. $V_{G S}$, first identify the region of operation of the transistor. For $V_{G S}<V_{T}$, the transistor is in the cutoff region, and there is negligible current. For $V_{G S}>V_{T}$ and $V_{G S} \leq V_{D S}$, the transistor is in the saturation region and saturation current expression should be used. The graph is shown below. Clearly, it is closer to the linear model.

Ids vs. Vgs of NMOS


