

Homework No. 5 – SolutionsProblem 1 – P4.10

We will illustrate the process and estimate the solutions for this problem.

We already know that $V_{OH}=1.2$ V and $V_{OL}=0$ V. For V_S use:

$$W_N = 0.4\mu\text{m}, \quad W_P = 0.8\mu\text{m}:$$

$$X = \sqrt{\frac{\frac{W_N}{E_{CN}L_N}}{\frac{W_P}{E_{CP}L_P}}} = \sqrt{\frac{W_N E_{CP}}{W_P E_{CN}}} = \sqrt{\frac{(0.4)(24)}{(0.8)(6)}} = 1.41$$

$$V_S = \frac{0.8 + (0.4)1.41}{1 + 1.41} = 0.566$$

Next V_{IL} and V_{IH} are estimated as follows:

$$V_{IL} = \frac{2V_{out} - V_{DD} - |V_{TP}| + (k_N / k_P)(V_{TN})}{1 + (k_N / k_P)}$$

$$V_{IL} = \frac{2V_{out} - 1.2 - |-0.4| + (2)(0.4)}{1 + (2)} = \frac{2V_{out} - 0.6}{3}$$

We can compute V_{IL} to be roughly 0.533V.

$$V_{IH} = \frac{2V_{out} + V_{TN} + (k_P / k_N)(V_{DD} - |V_{TP}|)}{1 + (k_P / k_N)}$$

$$V_{IH} = \frac{2V_{out} + 0.4 + (2)(1.2 - 0.4)}{1 + (2)} = \frac{2V_{out} + 2}{3}$$

We can compute V_{IH} to be roughly 0.667V.

When we double the size of the PMOS device, the VTC shifts to the right. So V_{IL} , V_S , and V_{IH} will all shift to the right. The recalculation of the switching threshold produces $V_S=0.6$ V.

We can compute V_{IL} to be roughly 0.55V and V_{IH} to be roughly 0.65V.


Problem 2 – P5.1

For each problem, restate each Boolean equation into a form such that it can be translated into the p and n-complex of a CMOS gate.

$$a. \quad Out = ABC + BD = \overline{\overline{ABC + BD}} = \overline{(\overline{A + \overline{B} + \overline{C}})(\overline{B + D})}$$

$$b. \quad Out = AB + \overline{A}C + BC = \overline{\overline{AB + \overline{A}C + BC}} = \overline{(\overline{A + B})(A + \overline{C})(\overline{B + C})}$$

$$c. \quad Out = \overline{A + B + CD} + A = \overline{A} \overline{B} (\overline{C} + \overline{D}) + A = \overline{\overline{\overline{A + B + CD} + A}} = \overline{(A + B + CD) \overline{A}}$$

Problem 3 – P5.8

The solution is shown below. Notice that there is no relevance with the lengths and widths of the transistors when it comes to V_{OH} , although they do matter when calculating V_{OL} .

$$V_{out} = V_{GG} - V_T$$

$$V_{GG} = V_{out} + V_{T0} + \gamma \left(\sqrt{V_{out} + 2|\phi_F|} - \sqrt{2|\phi_F|} \right)$$

$$= 1.8 + 0.5 + 0.3 \left(\sqrt{1.8 + 0.88} - \sqrt{0.88} \right) = 2.51V$$

Problem 4 – P5.9

For t_{PLH} , we need to size the pull-up PMOS appropriately.

$$t_{PLH} = 0.7RC = 0.7R_{eq} \frac{L}{W} C_{LOAD}$$

$$W_p = 0.7R_{SQ} \frac{L}{t_{PLH}} C_{LOAD} = 0.7(30k\Omega) \frac{(2\lambda)}{(50 \times 10^{-12})} (100 \times 10^{-15}) = 84\lambda$$

For V_{OL} :

$$I_p(sat) = \frac{W_p v_{sat} C_{OX} (V_{GS} - V_T)^2}{V_{GS} - V_T + E_{CP} L} = \frac{(4.2 \times 10^{-4})(8 \times 10^6)(1.6 \times 10^{-6})(1.2 - 0.4)^2}{1.2 - 0.4 + (24)(0.1)} = 1.08 \text{mA}$$

$$I_p(sat) = \frac{W_N \mu_N C_{OX} (V_{OL} - V_{TN} - \frac{V_{OL}}{2}) V_{OL}}{L_N (1 + \frac{V_{OL}}{E_{CN} L})} = \frac{W_N (270)(1.6 \times 10^{-6})(1.2 - 0.4 - \frac{0.1}{2}) 0.1}{L_N (1 + \frac{0.1}{0.6})}$$

$$\frac{W_N}{L_N} = 38.5 \quad W_N = 77\lambda \quad W_3 = 3 \times 77\lambda = 232\lambda \quad (3 \text{ stack}) \quad W_2 = 155\lambda \quad (2 \text{ stack})$$