
Homework No. 9 – Solutions

<u>Problem 1 – P7.1</u>

Assume that all nodes start at 0V. The first row outputs will be at $V_{DD} - V_T$. Since these nodes are also the gate nodes of the second row of transistors, their source nodes will be at $V_{DD} - 2V_T$. Likewise, the last row of transistors have voltages of $V_{DD} - 3V_T$. However, this value is below 0V so we leave them at 0V.



(b.)

(d)

<u>Problem 2 – P7.2</u>

(a)

Α	В	Out
0	0	Ζ
0	1	1
1	0	Ζ
1	1	Z

Α	В	
0	0	
0	1	
1	0	
1	1	


-		_	-
Α	В	С	Out
0	0	0	Z
0	0	1	Ζ
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	Ζ
1	1	0	0
1	1	1	Ζ

Α	В	С	Out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1


<u>Problem 3 – P7.4</u>

(a) Out = A + BC

A 0	В	С	Out
	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



(b)
$$Out = AB + BC + \overline{C}$$



Α	В	С	Out
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

 $\frac{\text{Problem 4} - \text{P7.5}}{\text{(a)} \quad Out = \overline{(A+B)C}}$

(b)
$$Out = \overline{(A+B)(C+D+E)}$$