Homework No. 11 – Solutions

<u>Problem 1 – P7.15</u>

$$V_{OUT} = V_{OL}$$
$$V_X = V_{DD} - V_T$$

First, let's find the required change in voltage:

$$\Delta V_{OUT} = V_{DD} - V_{OL}$$

$$\Delta V_X = (V_{DD} + V_T) - (V_{DD} - V_T) = 2V_T$$

Now, let's set up the clock feedthrough equation and solve for C_b :

$$\begin{split} \Delta V_{X} &= \frac{C_{b} \Delta V_{OUT}}{C_{b} + C_{X}} \\ C_{b} &= \frac{\Delta V_{X} C_{X}}{\Delta V_{OUT} - \Delta V_{X}} = \frac{2V_{T} C_{X}}{V_{DD} - V_{OL} - 2V_{T}} \end{split}$$

<u>Problem 2 – P8.4</u>

To compute the device sizes, start

with the access transistor and the pull-down transistor:

We can compute the needed size of M_3 to deliver 300uA:



1.8V

$$I_{cell} = \frac{W_L v_{sat} C_{ox} (V_{DD} - V_{OL} - V_{TL})^2}{(V_{DD} - V_{OL} - V_{TL}) + E_{CN} L_L} = \frac{W_L (8)(1.6)(1.8 - 0.5 - 0.5)^2}{(1.8 - 0.5 - 0.5) + 1.2} = 300 \mu A$$

$$W_L \approx 0.75 \mu m$$

Now determine the minimum W_D for the pull-down transistor:

$$\therefore \frac{W_D}{L} \frac{\mu_N C_{ox}}{\left(1 + \frac{V_{OL}}{E_{CN}L}\right)} \left[\left(V_{DD} - V_T\right) V_{OL} - \frac{V_{OL}^2}{2} \right] = \frac{W_L v_{sat} C_{ox} \left(V_{DD} - V_{OL} - V_{TL}\right)^2}{\left(V_{DD} - V_{OL} - V_{TL}\right) + E_{CN}L}$$

$$\frac{W_D}{L} \frac{(270)(1.6 \times 10^{-6})}{\left(1 + \frac{0.5}{1.2}\right)} \left[(1.8 - 0.5) 0.5 - \frac{0.5^2}{2} \right] = I_{cell}$$

$$\frac{W_D}{L} \approx 2 \qquad W_D = 0.4 \, \mu m \qquad (min)$$

P8.4 - Continued

For the write operation, we must pull the internal node low against the PMOS pullup device. Try forcing the output to 0.5V which is below the expected V_s .



$$I_{N} = \frac{W_{D}}{L} \frac{\mu_{N}C_{ox}}{\left(1 + \frac{V_{OL}}{E_{CN}L}\right)} \left[\left(V_{DD} - V_{T}\right)V_{OL} - \frac{V_{OL}^{2}}{2} \right] = (3.75)\frac{(270)(1.6 \times 10^{-6})}{\left(1 + \frac{0.5}{1.2}\right)} \left[\left(1.8 - 0.5\right)0.5 - \frac{0.5^{2}}{2} \right] = 600\mu A$$

$$I_{P} = \frac{W_{P}V_{sal}C_{ox}(V_{DD} - |V_{TP}|)^{2}}{\left(V_{DD} - |V_{TL}|\right) + E_{CP}L} = \frac{W_{L}(8)(1.6)(1.8 - 0.5)^{2}}{(1.8 - 0.5) + 4.8} = 600\mu A$$

$$W_{P} \approx 1.7\,\mu m \quad (\text{max})$$

Set W_p=0.75um.

Compute V_S to ensure that the output will be below this value:

$$X = \sqrt{\frac{\frac{W_N}{E_{CN}L_N}}{\frac{W_P}{E_{CP}L_P}}} = \sqrt{\frac{W_NE_{CP}}{W_PE_{CN}}} = \sqrt{\frac{(24)}{(6)}} = 2$$
$$V_S = \frac{1.3 + (0.5)2}{1+2} = 0.767V$$

Yes. This is still above the target V_{OL} so it should work just fine.

<u>Problem 3 – P8.7</u>



act to discharge b. Meanwhile, M_4 turns on and hold the high value at qbar. To write a 1 into q, the bbar line is pulled low and M_4 pulls qbar low while M_3 pulls q high. Effectively, M_3 and M_4 acts as pull-ups for this type of SRAM cell.

<u>Problem 4 – P8.8</u>

(a)

$$I_{SS} = C \frac{dV}{dt} = 50 fF \frac{0.9V}{500 \, ps} = 90 \, \mu A$$

(b) Assume long channel transistors:

$$I_{DS} = \frac{W}{L} \frac{\mu_N C_{ox}}{2} (V_{GS} - V_T)^2$$

$$45\mu A = \frac{W}{L} \frac{(270)(1.6uF / um^2)C_{ox}}{2} (0.1)^2$$

$$W / L = 21$$

(c) Use 8.13(c) as the column pullup circuitry. The initial voltage is V_{DD} - V_T .

(d) The voltage at the sources of the input transistors are both at V_{DD} - V_T - V_T -0.1=0.7V.

The maximum allowable gate voltage of M_5 is $0.7+V_T=1.2V$. Choose 1.0V.

$$I_{DS} = \frac{W}{L} \frac{\mu_N C_{ox}}{2} (V_{GS} - V_T)^2$$

90\mu A = $\frac{W}{L} \frac{(270)(1.6uF / um^2)C_{ox}}{2} (1.0 - 0.5)^2$
W / L = 1.7

(e) Assume loads are in saturation and have V_{GS} - V_T =0.5V.

$$I_{DS} = \frac{W}{L} \frac{\mu_N C_{ox}}{2} (V_{GS} - V_T)^2$$

$$45\mu A = \frac{W}{L} \frac{(270)(1.6uF / um^2)C_{ox}}{2} (0.5)^2$$

$$W / L = 0.8$$