


Susanta Sengupta will be lecturing on 2/16 - 2/20  
Exam 1 will be given back on Friday.

Pseudo-NMOS Inverters



$$V_{OH} = V_{DD}$$

$$V_{OL} = ? \rightarrow I_{DP}(\text{sat}) = I_{DN}(\text{lin})$$

$$\frac{W_p \mu_{scd} C_{ox} (V_{DD} - |V_{TP}|)^2}{(V_{DD} - |V_{TP}|) + E_{cp} L_p} = I_{DP}(\text{sat}) =$$

$$\frac{W_n}{L_n} \left( \frac{\mu_n C_{ox}}{1 + \frac{V_{OL}}{E_{cn} L_n}} \right) \left[ (V_{DD} - V_{TN})(V_{OL}) - \frac{V_{OL}^2}{2} \right]$$




Assume  $V_{OL} \approx 0$

$$\therefore I_{DP}(\text{sat}) \approx \underbrace{\mu_n C_{ox} \frac{W_n}{L_n}}_{k_n} (V_{DD} - V_{TN}) V_{OL} \rightarrow V_{OL} = \frac{I_{DP}(\text{sat})}{k_n (V_{DD} - V_{TN})}$$

Probably pick  $V_{OL} \rightarrow \frac{k_n}{k_p} \frac{W_n}{L_n}$

Sizing Inverters


Speed or  $t_{PHL}$  and  $t_{PLH}$  are focus.



$$N_{out}(t_{PHL}) = 0.5V_{DD} = e^{-\frac{t_{PHL}}{R_{N}C_L}} \rightarrow t_{PHL} = 0.69 R_{N} C_L$$

$$t_{PHL} = 0.69 R_{eff} C_L$$

Pull up -



$$N_{out}(t) = V_{DD} \left[ 1 - e^{-\frac{t}{R_p C_L}} \right]$$

$$t_{PLH} = 0.69 R_p C_L \approx 0.7 R_p C_L$$

$t_{PHL}$  or  $t_{PLH} \rightarrow R_{eff} \rightarrow \frac{W}{L}$  "Sizing"

Ex. 4.9 - Sizing of a CMOS & Pseudo-NMOS Inverter

### CMOS

Speed is generally the highest priority.

$$t = 0.7 R_{eff} C_L = 0.7 R_{eff} 50fF = 50ps \rightarrow \text{Choose } 50ps$$

NMOS:

$$R_{eff} = \frac{50ps}{50fF(0.7)} = 1.4k\Omega$$

"Constant" for  
a technology

$$\text{Know that } R_N = R_{eff} = R_{eqn} \times \frac{L_n}{W_n} = 12.5k\Omega \times \frac{L_n}{W_n}$$

$$\therefore \frac{L_n}{W_n} = \frac{1}{8.75} \rightarrow \frac{W_n}{L_n} = 8.75$$

PMOS:

$$1.9k\Omega = R_p = R_{eqp} \times \frac{L_p}{W_p} = 30k\Omega \times \frac{L_p}{W_p} \rightarrow \frac{W_p}{L_p} = 21$$

If  $L_p = L_n = L = 0.1\mu m$ , then  $W_n = 0.875\mu m$  &  $W_p = 2.1\mu m$

Pseudo-NMOS

In this case  $V_{OL} = 0.065V$  will be our priority.

$$\frac{W_p N_{set} C_{ox} (V_{DD} - |V_{TP}|)^2}{(V_{DD} - |V_{TP}|) + E_{cp} L_p} = \frac{W_n}{L_n} \frac{\mu_n C_{ox}}{(1 + \frac{V_{OL}}{E_{cn} L_n})} \left[ (V_{DD} - V_{TN}) V_{OL} - \frac{V_{OL}^2}{2} \right]$$

$$\frac{W_p (2 \times 10^6) (1.6 \times 10^{-6}) (1.2 - 0.4)^2}{(1.2 - 0.4) + 2.4} = \frac{W_n}{L_n} \frac{(270)(1.6 \times 10^{-6})}{1 + \frac{0.065}{0.6}} \left[ (1.2 - 0.4)(0.065) + \frac{0.065^2}{2} \right]$$

Assume the same as the CMOS

$$\frac{W_n}{L_n} = 8.75$$

$$2.56 W_p = 170 \times 10^{-6} \rightarrow W_p = \underline{0.66 \mu m} \quad (L_p = 0.1 \mu m)$$


Check  $t_{PLH}$ :

$$R_{eq} \times \frac{0.1}{0.66} = 4.54 k\Omega \rightarrow t_{PLH} = (4.54 k\Omega)(50ff) = \underline{227 ps}$$


$\uparrow$   
30k

CHAPTER 5 - CMOS GATE CIRCUITS

2-input NOR gate:




2-input NAND gate:



How do you size these transistors?

Basic Gate Sizing

Strategy: All sizing will be based on the device sizes shown in the CMOS inverter.



Sizing CMOS gates from a Worst Case Perspective



Remember that the effective resistance of a MOSFET can be stated as:

$$V_{GS} \text{ or } |V_{GS}| = V_{DD} \rightarrow R_{MOS} = 0$$

$$V_{GS} \text{ or } |V_{GS}| = 0 \rightarrow R_{MOS} = \infty$$

In between these values we use  $R_{effn}$  &  $R_{effp}$

2-input NAND:



$$R_{MOS} = \frac{k}{W}$$

$$R_{eff} = R_1 + R_2 + R_3 = \frac{k}{w_1} + \frac{k}{w_2} + \frac{k}{w_3} = \frac{k}{w_{eff}}$$

$$w_{eff} = \frac{1}{\frac{1}{w_1} + \frac{1}{w_2} + \frac{1}{w_3}}$$

2-input NOR:

