



Next week (2/16-2/20) Susanta Sengupta will be lecturing in ECE 4420. Tues. 3-4:30 pm office hours will be held.

Sizing of CMOS Gates-

Principle: Make the gate sized such that under worst case conditions it emulates the "std." CMOS inverter.




Effective W for series transistors-




Example 5.1

Determine the device sizes for a 3-input NAND and NOR gates in conventional CMOS.

NAND (Area = 15WL)





NOR



Fan-In and Fan-Out

Problem? Too many inputs cause too much area.




Area $\approx n^2 WL + nWL \times 2$

V_{OL} starts to grow


Solutions -

1.) Switch the type of logic




2.) Do the logic in stages


8-input NAND



NAND4 - INV - NAND2 - INV



NAND2 - NOR2 - NAND2 - INV



Tradeoff: Speed vs. area






Fan-Out:

$$\text{Fan Out} = FO = \frac{C_{out}}{C_{gate}} = \text{no. of identical gates driven by the gate under examination.}$$

C_{out} = total capacitance driven by the gate

C_{gate} = input capacitance of one gate.

Voltage Transfer of CMOS Gates



Example 5.2


Compute the value of V_S for a NAND2. a.) One input is at V_{DD} and the other is switched from 0 to V_{DD} . b.) Both inputs are tied together. Assume 0.18 μm technology and $W=0.4\mu\text{m}$.

$$a.) X = \sqrt{\frac{\frac{W_n}{E_{cn}L_n}}{\frac{W_p}{E_{cp}L_p}}} = 2$$

$$\begin{aligned} W_n &= 400\text{nm} \\ W_p &= 400\text{nm} \\ L &= 200\text{nm} \end{aligned}$$

$$V_S = \frac{V_{DD} - |V_{TP}| + X V_{TN}}{1 + X}$$

$$= \frac{1.8 - 0.5 + 2(0.5)}{1 + 2} = 0.77\text{V}$$



b.) With both inputs tied together $\rightarrow W_p = 800\text{nm}$
and $W_n = 200\text{nm}$

$$X = 1 \rightarrow V_S = 0.9\text{V}$$