



## CMOS Gate Circuits

### 2-input NOR gate




### 2-input NAND gate



### Basic gate sizing


All sizing will be based on the device sizes of the CMOS inverter



### Worst-case gate sizing (from speed point of view)

Assume that when  $V_{as}$  or  $|V_{sa}| = V_{DD}$ ,  $R_{mos} = 0$   
and when  $V_{as}$  or  $|V_{sa}| = 0$ ,  $R_{mos} = \infty$



### Effective W for series transistors






$$R_{mos} = \frac{K}{W}$$

$$W_{eff} = \frac{1}{\left(\frac{1}{w_1} + \frac{1}{w_2} + \frac{1}{w_3}\right)}$$


2-input NOR



2-input NAND





3-input NAND gate





Fan-In and Fan-out

Fan-in :-




$$F_{\text{an out}} = \frac{C_{\text{out}}}{C_{\text{gate}}} = \frac{\text{Total capacitance driven by the gate}}{\text{input capacitance of the gate}}$$


VTC  
NAND2



- ① A = 1  
B = 0 → 1




- ② A = 0 → 1  
B = 0 → 1



Ex. 5.2

$V_{S1} = 0.77V, V_{S2} = 0.9V$

NOR2



- ① A = 0  
B = 0 → 1
- ② A = 0 → 1  
B = 0 → 1

