


## Power Dissipation in CMOS Gates (Sec 5.8)

### Types of Power

Dynamic - capacitive switching, short-circuit, & glitches  
 Static - leakage current and dc standby power

### Dynamic (Switching) Power



$$I_D(\text{aver.}) = C \frac{dV}{dt} = C_L \frac{\Delta V_{\text{swing}}}{\Delta t} = C_L \frac{V_{DD}}{\Delta t} = C_L V_{DD} f_{\text{aver.}}$$

$$f_{\text{aver.}} = \frac{1}{\Delta t}$$

$$P_{\text{switching}} = I_D(\text{aver.}) V_{DD} = C_L V_{DD}^2 f_{\text{aver.}} = \alpha_{0 \rightarrow 1} C_L V_{DD}^2 f_{\text{CLK}}$$

$$\text{where } \alpha_{0 \rightarrow 1} = \frac{f_{\text{aver.}}}{f_{\text{CLK}}} = \frac{(\text{No. of toggles}/2)}{\text{No. of clock cycle}} = \frac{4/2}{8} = \frac{1}{4}$$


### Example

Compute the switching power for an inverter with  $C_L = 50\text{fF}$  and  $f_{\text{aver.}} = 250\text{MHz}$ . Let  $V_{DD} = 1.8\text{V}$


$$P_{\text{switching}} = C V^2 f_{\text{aver.}} = (50\text{fF})(1.8\text{V})^2 (250\text{MHz}) = 40.5\mu\text{W}$$

(SPICE gives  $46.3\mu\text{W}$ )

Dynamic Short-Circuit power —



Another way to visualize the short-circuit is,



Let  $\Delta t_{sc} = \Delta t_{scr} + \Delta t_{scf}$

$P_{sc} = I_{sc} V_{DD}$      $I_{sc} = ?$      $I_{sc} = I_{sc(aver.)} \frac{\Delta t_{sc}}{T}$

$P_{sc} = \frac{\Delta t_{sc}}{T} I_{sc(aver.)} V_{DD} = \Delta t_{sc} I_{sc(aver.)} V_{DD} f_{clk}$

$I_{sc(aver.)} = ?$

Let  $I_{sc(aver.)} = C \frac{dv}{dt} = C_{sc} \frac{V_{DD}}{\Delta t_{sc}}$

$\therefore P_{sc} = C_{sc} V_{DD}^2 f_{clk} = \alpha_{sc} C_L V_{DD}^2 f_{clk}$

$\alpha_{sc} = \frac{C_{sc}}{C_L} = \text{switching activity factor}$

$P_{Dynamic} = P_{switching} + P_{sc} + P_{glfclk} = \alpha_{0+1} C_L V_{DD}^2 f_{clk} + \alpha_{sc} C_L V_{DD}^2 f_{clk}$   
 $= (\alpha_{0+1} + \alpha_{sc}) C_L V_{DD}^2 f_{clk} = \alpha C_L V_{DD}^2 f_{clk}$

STATIC POWER -

Leakage + static power

Sources of leakage -

$$1.) \text{ Subthreshold: } I_{sub} = I_s \exp\left[\frac{q(V_{GS} - V_T - V_{offset})}{m k T}\right] \left[1 - \exp\left(-\frac{q V_{DS}}{k T}\right)\right]$$

$$2.) \text{ PN Junction: } I_{pn} = I_0 \left[\exp\left(\frac{q V_{SB}}{k T}\right) - 1\right], \quad I_0 = A J_s$$

$$\therefore P_{static} = (I_{sub} + I_{pn}) V_{DD} = I_{leak} V_{DD}$$

Pseudo-NMOSThis logic has static current flow,  $I_{DC}$ , when  $V_{out} = V_{OL}$ 

$$P_{DC} = V_{DD} I_{DC}$$

Complete Static Power

$$\text{CMOS: } P = \alpha C V_{DD}^2 f_{clk} + I_{leak} V_{DD}$$

$$\text{Pseudo-NMOS: } P = \alpha C V_{DD}^2 f_{clk} + I_{leak} V_{DD} + I_{DC} V_{DD}$$

Power vs. Delay Tradeoffs

$$\text{Power-delay product} = PDP = P_{aver.} \times t_p$$

$$= (C V_{DD}^2 f_{clk}) \left(\frac{1}{f_{clk}}\right) = \frac{C V_{DD}^2}{2} \quad (\text{Energy})$$

Great metric, but it is difficult to compare designs with.

 $\therefore$  We use an energy-delay product EDP

$$EDP = PDP \times t_p$$

$$t_p = \frac{C \Delta V}{I} = \frac{C \Delta V}{I_{sat}}$$

$$I_{sat} = K_2 (V_{GS} - V_T) \quad \text{when } \begin{matrix} \nearrow V_{DD} \\ \downarrow \end{matrix}$$

L becomes small

$$t_p = \frac{C V_{DD}}{K_2 (V_{DD} - V_T)}$$

$$\therefore EDP = \frac{C V_{DD}^2}{2} \frac{C V_{DD}}{K_2 (V_{DD} - V_T)} = \frac{C^2 V_{DD}^3}{2 K_2 (V_{DD} - V_T)}$$

$$V_{DD}(\text{opt.}) = 1.5 V_T$$