


(Check on date of Exam #3)



$J_{05} = 550 \text{ mA}/\mu\text{m}!?$

CHAPTER 6 - HIGH SPEED CMOS LOGIC DESIGN

Introduction


- Goal is to maximize the speed of a logic circuit while minimizing the power and the area.
- Speed is characterized by the propagation delay.

t_{pHL} is the time to go from V_{DD} to $0.5V_{DD}$.


t_{pLH} " " " " " " " 0 to $0.5V_{DD}$.

$$t_p = \frac{t_{pHL} + t_{pLH}}{2}$$


Switching Time Analysis for CMOS gate



$$\therefore t_p = \frac{t_{pLH} + t_{pHL}}{2}$$



$$t_{pLH} = C_L \frac{V_{DD}}{2} \frac{1}{I_{LH}}$$



$$t_{pHL} = \frac{C_L V_{DD}}{2 I_{HL}}$$

$$t = C \frac{\Delta V}{\Delta I}$$

What is I_{LH} and I_{HL} ?

1.) $I_{LH} = ?$

Assume 0.13 μm technology

$$V_{DS(\text{sat.})} = ? \quad V_{DS(\text{sat.})} = \frac{(V_{GS} - V_T) E_{cL}}{(V_{GS} - V_T) + E_{cL}} = \frac{(1.2 - 0.4)(2.4)}{(1.2 - 0.4) + 2.4}$$

\therefore PMOS is \approx saturated = 0.6V

$$I_{LH} = (I_{D,\text{sat}})_p \rightarrow \tau_{PLH} = \frac{C_L V_{DD}}{2(I_{D,\text{sat}})_p} = 0.7 R_p C_L$$

$$\therefore R_p = \frac{V_{DD}/2}{0.7(I_{D,\text{sat}})_p} = R_{eqp}$$

2.) $I_{HL} = ?$

$V_{DS} = 0.34 \text{ V} \rightarrow V_{DS} > V_{DS,\text{sat}} \Rightarrow$ NMOS is sat.

$$\tau_{PHL} = \frac{C_L V_{DD}}{2(I_{D,\text{sat}})_n} = 0.7 R_n C_L \rightarrow R_n = \frac{V_{DD}/2}{0.7(I_{D,\text{sat}})_n} = R_{eqn}$$

Example 6.1

Using 0.13 μm technology, find R_{eqn} & R_{eqp} ($W_n = W_p = 0.1 \mu\text{m}$)

NMOS:

$$I_{D,\text{sat}} = \frac{W_n \mu_{\text{sat}} C_{ox} (V_{DD} - V_T)^2}{(V_{DD} - V_T) + E_{cN} L_n} = \frac{(0.1 \times 10^{-4}) (8 \times 10^{-6}) (6.6 \times 10^6) (1.2 - 0.4)^2}{(1.2 - 0.4) + 2.4}$$

= 58.5 μA (Note: that if $W_n = 1 \mu\text{m}$, then

$I_{DS} = 585 \mu\text{A}$ so that is where $I_{DS} = 55 \mu\text{A}/\mu\text{m}$ come from in P.5.11)

$$R_{eqn} = R_n = \frac{1.2/2}{0.7(58.5 \mu\text{A})}$$

$$= 14.65 \text{ k}\Omega$$

$$\boxed{R_{eqn} = 12.5 \text{ k}\Omega/\square}$$


PMOS:

$$I_{D,\text{sat}} = 26 \mu\text{A} \rightarrow R_{eqp} = \frac{1.2/2}{0.7(26 \mu\text{A})} = 32.97 \text{ k}\Omega$$

$$\boxed{R_{eqp} = 30 \text{ k}\Omega/\square}$$


Logic Gate Sizing Including Velocity Sat. Effects

No vel. sat. case:



What is the influence of vel. sat. on this sizing?

Compare the sinking current of the following 2 cases:



$I_{12} \approx 1.2 I_0$

Comment: If the transistor (M_1 & M_2) were not vel. saturated, the square law characteristics would force $I_{12} < I_0$