



Logic Gate Sizing Including Velocity Sat.

Conclusion: Although velocity saturation changes the gate sizing, we will ignore it.


Inverter




NAND2



NOR2




Load Capacitance Calculation



$$C_L = C_{self} + C_{wire} + C_{fanout}$$

1.) Fanout Capacitance



$$C_{fanout} = \sum_i C_{Gi}$$

$$C_G = C_{GN} + 2C_{OL} + C_{GP} + 2C_{OL}$$

$$C_G = C_{ox}W_nL + 2C_{OL}W_n + C_{ox}W_pL + 2C_{OL}W_p$$

$$= (C_G + 2C_{OL})(W_n + W_p) \quad C_G = c_gL$$

2/27/04

$$C_G = \overbrace{(C_{ox} + 2C_{ol})}^{C_g} (W_p + W_n)$$

$$C_{ox} + 2C_{ol} = 1.6 \text{ fF}/\mu\text{m} + 2(0.25 \text{ fF}/\mu\text{m}) \approx 2 \text{ fF}/\mu\text{m}$$


Spice  $\rightarrow 2.2 \text{ fF}/\mu\text{m}$

\*  $C_g \approx 2 \text{ fF}/\mu\text{m}$  works for both the  $0.18 \mu\text{m}$  and  $0.13 \mu\text{m}$  technology

$$C_{fanout} = \sum C_G = \sum_{i=1}^n C_{g_i} (W_n + W_p)_i$$

$$= 2 \text{ fF}/\mu\text{m} [(W_{n1} + W_{p1}) + (W_{n2} + W_{p2}) + \dots + (W_{ni} + W_{pi})]$$

2.) Self Capacitance



$$C_{self} = C_{DBn} + C_{DBp} + 2C_{ol} + 2C_{ol}$$



$$C_{self} = C_{jn} W_n + C_{jp} W_p + 2C_{ol} (W_n + W_p)$$

Back to Example 2.12 (NMOS) including the PMOS  
 $C_j = 0.18 \text{ fF}/\mu\text{m} \rightarrow 0.22 \text{ fF}/\mu\text{m} \Rightarrow 0.5 \text{ fF}/\mu\text{m}$

$W = 0.4 \mu\text{m}$  &  $L = 0.1 \mu\text{m}$

$Y = 0.3 \mu\text{m}$

$2C_{ol} \Rightarrow$  twice  $V_{DD}$  charge



The pn capacitance at the gate output is  $0.5 \text{ fF}/\mu\text{m}$


$$C_{self} = (0.5 \text{ fF}/\mu\text{m})(W_n + W_p) + 2C_{OL}(W_n + W_p)$$

$\uparrow$   
 $0.25 \text{ fF}/\mu\text{m}$  (from Example 2.13)


$$C_{self} \approx 1 \text{ fF}/\mu\text{m} *$$

SPICE  $\rightarrow$  from low to high at the output  
 $0.7 \text{ fF}/\mu\text{m}$   
 from high to low:  $0.8 \text{ fF}/\mu\text{m}$

Capacitance of NOR2



Find  $C_{in}$  and  $C_{out}$



$$C_{self}(pn \text{ only}) = \underbrace{C_{DB1} + C_{DB2}}_{\text{shared}} + C_{DB3} + \underbrace{C_{SB3} + C_{DB3}}_{\text{shared}} \dots$$