


## Review of Gate Sizing for Optimal Path Delay

Problem:



$$\text{Total delay} = \sum_{j=1}^N \tau_{inv} \left( \frac{C_{j+1}}{C_j} + \gamma_{inv} \right)$$

$$\gamma_{inv} = \frac{C_{self}}{C_m}$$

$$0.5 < \tau_{inv} < 2$$

Optimal sizing occurs when,

$$W_j = (W_1 W_2 \dots W_{j-1} W_{j+1} \dots W_N, W_N)^{1/N}$$

This leads to a fanout for each inverter of  $f_j = \frac{W_{j+1}}{W_j} = f$

$$\therefore \text{Total Delay} = N \times \tau_{inv} \left( \frac{C_{out}}{C_{in}} + \gamma_{inv} \right) = \frac{\ln \left( \frac{C_{out}}{C_{in}} \right)}{\ln f} \times \tau_{inv} (f + \gamma_{inv})$$

### Example 6.9 (Again)


- 1.) Find the optimal fanout for  $N=3$  and the total delay if  $C_{out} = 200fF$  and  $C_{in} = 1fF$ . Assume  $\tau_{inv} = 7.5ps$  and  $\gamma_{inv} = 0.5$

$$\ln f = \frac{\ln \left( \frac{C_{out}}{C_{in}} \right)}{N} = \frac{\ln 200}{3} = 1.766 \rightarrow \underline{f = 5.85}$$

$$\text{Total delay} = 3 (7.5ps) (5.85 + 0.5) = \underline{143ps}$$

- 2.) Find the optimal  $N$  and the delay for this case.

$$\text{From Fig 6.23, } f \approx 3.6 \rightarrow N = \frac{\ln(200)}{\ln(3.6)} = 4.13 \rightarrow N = 4$$




$$\text{Total delay} = 4 (7.5ps) [3.6 + 0.5] = \underline{123ps}$$

Optimizing Paths with NANDs, NORs, and Combinations

1.) NAND2

$$\text{Total delay} = \sum_j \tau_{\text{nand}} \left( \frac{C_{j+1}}{C_j} + \tau_{\text{nand}} \right)$$




$$\tau_{\text{nand}} = R_{\text{eff}} C_{\text{in}} = R_{\text{eqn}} \left( \frac{L_n}{W_n} \right) C_g 4W_n = 4 R_{\text{eqn}} C_g L_n \quad (2 \text{ input})$$

$$f_{\text{opt}} \approx 4$$

2.) NOR2

$$\text{Total delay} = \sum_j \tau_{\text{nor}} \left( \frac{C_{j+1}}{C_j} + \tau_{\text{nor}} \right)$$




$$\tau_{\text{nor}} = R_{\text{eff}} C_{\text{in}} = R_{\text{eqn}} \left( \frac{L_n}{W_n} \right) 5W_n C_g$$

$$= 5 R_{\text{eqn}} C_g L_n$$

$$f_{\text{opt}} \approx 4$$


3.) Combinations of gates



The delay is minimized when  $\tau \times FO$  of a given gate is equal to  $\tau \times FO$  of the next gate, regardless of the type of gate.

### Example of Computing Optimal Gate Sizes along a Critical Path

Find the device sizes that optimize the delay thru the path shown below.



We know for optimum delay that,

$$T_{\text{and}}\left(\frac{C_{j+1}}{2fF}\right) = T_{\text{inv}}\left(\frac{C_{j+2}}{C_{j+1}}\right) = T_{\text{nor}}\left(\frac{200fF}{C_{j+2}}\right)$$

$$\begin{aligned} \therefore \text{Fastest delay} &= \sqrt[3]{T_{\text{and}}\left(\frac{C_{j+1}}{2fF}\right) T_{\text{inv}}\left(\frac{C_{j+2}}{C_{j+1}}\right) T_{\text{nor}}\left(\frac{200fF}{C_{j+2}}\right)} \\ &= \sqrt[3]{T_{\text{and}} \cdot T_{\text{inv}} \cdot T_{\text{nor}}\left(\frac{200}{2}\right)} = \sqrt[3]{4 T_{\text{inv}} \cdot 3 T_{\text{inv}} \cdot 5 T_{\text{inv}} (100)} \\ &= T_{\text{inv}} \sqrt[3]{4 \cdot 3 \cdot 5 \cdot 100} = T_{\text{inv}} 18.17 = 18.17 \underbrace{R_{\text{eqn}} C_g L_n}_{T_{\text{inv}}} \end{aligned}$$

$C_{j+2}$ :

$$T_{\text{nor}}\left(\frac{C_{\text{load}}}{C_{j+2}}\right) = 5 \underbrace{R_{\text{eqn}} C_g L_n}_{T_{\text{inv}}} \left(\frac{200fF}{C_{j+2}}\right) = 18.17 \underbrace{R_{\text{eqn}} C_g L_n}_{T_{\text{inv}}} \times 18.2$$

$$C_{j+2} = \frac{5 (200fF)}{18.2} = 55fF = 5 W_n C_g$$

$$W_n = \frac{55}{5.2} = 5.5 \mu\text{m} \rightarrow W_p = 4 W_n = 22 \mu\text{m}$$

$C_{j+1}$ :

$$T_{\text{inv}}\left(\frac{C_{j+2}}{C_{j+1}}\right) = 3 \underbrace{R_{\text{eqn}} C_g L_n}_{T_{\text{inv}}} \left(\frac{55fF}{C_{j+1}}\right) = 18.2 \underbrace{R_{\text{eqn}} C_g L_n}_{T_{\text{inv}}}$$

$$C_{j+1} = \frac{3 \cdot 55}{18.2} = 9.1fF = 3 W_n C_g \rightarrow W_n \approx 1.5 \mu\text{m}$$

$$W_p = 2 W_n = 3 \mu\text{m}$$

$$C_{in}: \tau_{rand} \left( \frac{C_{j+1}}{C_{in}} \right) = 4 R_{eq} C_{in} \left( \frac{9.1 fF}{C_{in}} \right) = 18.2 R_{eq} C_{in}$$

$$C_{in} = \frac{4 \cdot 9.1}{18.2} = 2 fF = 4 W_n C_g \rightarrow W_n = 0.25 \mu m$$

$$W_p = W_n = \underline{0.25 \mu m}$$

### Optimizing the Paths using Logical Effort

Logical Effort?

$$\text{Logical effort} = LE = \frac{\text{Total delay}}{\tau_{inv}}$$

General path -

$$LE = \frac{\text{Total Delay}}{\tau_{inv}} = \frac{\tau_{rand} \left( \frac{C_{j+1}}{C_j} + \delta_{rand} \right) + \frac{\tau_{inv}}{\tau_{inv}} \left( \frac{C_{j+2}}{C_{j+1}} + \tau_{inv} \right) + \frac{\tau_{inv}}{\tau_{inv}} \left( \frac{C_{j+3}}{C_{j+2}} + \delta_{inv} \right) + \dots + \dots + \dots$$