

OPTIMIZING PATHS USING LOGICAL EFFORT

Logical "Effort"

$$\text{Logical effort} = LE = \frac{\text{Total Delay}}{\tau_{inv}}$$

For a general path,

$$LE = \frac{\text{Total Delay}}{\tau_{inv}} = \frac{\tau_{nand}}{\tau_{inv}} \left(\frac{C_{j+1}}{C_j} + \tau_{nand} \right) + \frac{\tau_{inv}}{\tau_{inv}} \left(\frac{C_{j+2}}{C_{j+1}} + \tau_{inv} \right) + \frac{\tau_{nor}}{\tau_{inv}} \left(\frac{C_{j+3}}{C_{j+2}} + \tau_{nor} \right)$$

or in normalized form,

$$D = (LE_{nand} \cdot FO_1 + P_{nand}) + (LE_{inv} \cdot FO_2 + P_{inv}) + (LE_{nor} \cdot FO_3 + P_{nor})$$

where $LE_{gate} = \frac{\tau_{gate}}{\tau_{inv}}$, $FO_j = \frac{C_{j+1}}{C_j}$, and $P_{gate} = LE_{gate} \cdot \tau_{gate}$

Gate LE (LE_{gate}):

$$\tau_{inv} = 3R_{eqn} C_g L_n, \quad \tau_{nand2} = 4R_{eqn} C_g L_n, \quad \tau_{nor2} = 5R_{eqn} C_g L_n$$

$$LE_{inv} = 1, \quad LE_{nand2} = \frac{4}{3}, \quad LE_{nor2} = \frac{5}{3}$$

n-input gates -

$$LE_{nandn} = \frac{n+2}{3} \quad \& \quad LE_{norn} = \frac{2n+1}{3} \quad (\text{Table 6.1})$$

Parasitic term, P:


$$P_{inv} = LE_{inv} \times \tau_{inv} = LE \times \frac{C_{self}}{C_{in}} = LE \times \frac{C_{eff} 3W}{C_g 3W} = LE \times \frac{C_{eff}}{C_g} = \frac{1}{2}$$

$$P_{nand2} = LE_{nand} \times \frac{C_{self}}{C_{in}} = LE_{nand} \times \frac{C_{eff} (2W+2W+2W)}{C_g (2W+2W)} = \frac{4}{3} \left(\frac{1}{2} \right) \left(\frac{3}{2} \right) = 1$$

$$P_{nor2} = LE_{nor-2} \times \frac{C_{self}}{C_{in}} = LE_{nor-2} \times \frac{C_{eff} (W+4W+4W)}{C_g (W+4W)} = \left(\frac{5}{3} \right) \left(\frac{9}{5} \right) \left(\frac{1}{2} \right) = \frac{3}{2}$$

Parasitic P-conditionsFor n -inputs

$$P_{\text{and}-n} = \frac{n}{2} \quad \text{and} \quad P_{\text{nor}-n} = \frac{3n}{4} \quad (\text{Table 6.2})$$

Example - Path Optimization using Logical EffortFirst, equalize the $LE \times FO$ components of delay for all gates.

$$\begin{aligned} \text{Total path efforts} &= LE_{\text{and}} \left(\frac{C_{j+1}}{2fF} \right) \times LE_{\text{inv}} \left(\frac{C_{j+2}}{C_{j+1}} \right) \times LE_{\text{nor}} \left(\frac{200fF}{C_{j+2}} \right) \\ &= \left(\frac{4}{3} \right) \left(\frac{C_{j+1}}{2fF} \right) (1) \left(\frac{C_{j+2}}{C_{j+1}} \right) \left(\frac{5}{3} \right) \left(\frac{200fF}{C_{j+2}} \right) = \left(\frac{4}{3} \right) (1) \left(\frac{5}{3} \right) \left(\frac{200}{2} \right) \\ &= 222.2 \end{aligned}$$

$$\text{Gate effort} = \text{Stage Effort} = (\text{Total path effort})^{1/n} = \sqrt[3]{222.2} = 6$$

$$\begin{aligned} \text{Normalized delay} = D &= (LE_{\text{and}} \cdot FO_{\text{and}} + P_{\text{and}}) + (LE_{\text{inv}} \cdot FO_{\text{inv}} + P_{\text{inv}}) \\ &\quad + (LE_{\text{nor}} \cdot FO_{\text{nor}} + P_{\text{nor}}) \end{aligned}$$

But all we know is that

$$LE_{\text{and}} \cdot FO_{\text{and}} = LE_{\text{inv}} \cdot FO_{\text{inv}} = LE_{\text{nor}} \cdot FO_{\text{nor}} = 6$$

$$\therefore D = 3(LE \cdot FO) + P_{\text{and}} + P_{\text{inv}} + P_{\text{nor}} = 3 \cdot 6 + 1 + \frac{1}{2} + \frac{3}{2}$$

$$D = 21$$

$$\text{Minimum path delay} = 21 \tau_{\text{inv}} = 21(7.5\text{ps}) = 157.5\text{ps}$$

Design the W values for each gate:Work backwards to compute the W 's

$$LE_{\text{nor}} \left(\frac{C_{\text{out}}}{C_{j+2}} \right) = 6 \quad \leftarrow C_{j+2} = \frac{5}{3} \frac{200}{6} = 55fF$$

$$LE_{\text{inv}} \left(\frac{C_{j+2}}{C_{j+1}} \right) = 6 \rightarrow C_{j+1} = (1) \frac{55 \text{ fF}}{6} = 9.1 \text{ fF}$$

$$LE_{\text{nand}} \left(\frac{C_{j+1}}{2 \text{ fF}} \right) = 6 \rightarrow 2 \text{ fF} \stackrel{?}{=} \frac{4}{3} \frac{9.1 \text{ fF}}{6} = 2 \text{ fF}$$

Logical effort can also be used to size the gates.

Example of Finding D for Fig 5.8

NAND4 - INV - NAND2 - INV:

Let $C_L = 200 \text{ fF}$ and $C_M = 2 \text{ fF}$

$$D = 4 (\text{Path effort})^{1/4} + \sum_{i=1}^4 P_i$$


$$D = 4 \left(\frac{6}{3} \cdot 1 \cdot \frac{4}{3} \cdot 1 \right)^{1/4} + \left(2 + \frac{1}{2} + 1 + \frac{1}{2} \right) = 9 + 4 = 13$$

NAND2 - NOR2 - NAND2 - INV:

$$D = 4 \left(\frac{4}{3} \cdot \frac{5}{3} \cdot \frac{4}{3} \cdot 1 \cdot 10 \right)^{1/4} + \left(1 + \frac{3}{2} + 1 + \frac{1}{2} \right) = 9.33 + 4 = 13.33$$

\uparrow
 $\frac{C_L}{C_M}$

Branching Effort and Sideloads




For similar branches we can write,

$$\text{Total path effort} = \pi (LE \times BE \times FO) = \pi (LE \times BE) \times \frac{C_{\text{load}}}{C_M}$$

where $BE = \text{branching factor} = \text{no. of identical loads}$

Example

Select the gate sizes (y and z) to minimize delay in the path shown -



$$\text{Logical Effort} = LE_p = \left(\frac{4}{3}\right)^3 = 2.37$$

$$\text{Electrical effort} = FO_p = \frac{C_{out}}{C_{in}} = 4.5$$

$$\text{Branching effort} = BE_p = (2)(3) = 6$$

$$\text{Path effort} = PE = (LE_p)(FO_p)(BE_p) = 64$$

$$\text{Optimal stage Effort} = SE^* = PE^{1/3} = 4$$

$$\text{Delay} = D = N \cdot SE^* + \text{Parasitics} = 3 \cdot 4 + 3(1) = 15$$

$$\text{Using } (LE_j)(BE_j) \left(\frac{C_{j+1}}{C_j}\right) = 4 \text{ solve for } C_2, C_y \text{ \& } C_x$$

$$\left(\frac{4}{3}\right)(1) \left(\frac{4.5}{C_2}\right) = 4 \rightarrow C_2 = \left(\frac{4}{3}\right) \left(\frac{4.5}{4}\right) = 1.5 \text{ fF}$$

$$\left(\frac{4}{3}\right)(3) \left(\frac{1.5}{C_y}\right) = 4 \rightarrow C_y = \left(\frac{4}{3}\right)(3) \left(\frac{1.5}{4}\right) = 1.5 \text{ fF}$$

$$\left(\frac{4}{3}\right)(2) \left(\frac{1.5}{C_x}\right) = 4 \rightarrow C_x = \left(\frac{4}{3}\right)(2) \left(\frac{1.5}{4}\right) = 1 \text{ fF}$$

(we already knew C_x but this checks the work)

Sideloads -

Case where one of the loads is known. The approach is:

- 1.) Solve ignoring the side load
- 2.) Add side load and remove gates beyond the side load.
- 3.) Combine the two solutions