


CHAPTER 7- TRANSFER GATE AND DYNAMIC LOGIC DESIGN

Pass Transistors (Switches)


1.) NMOS




| V_g | V_{in} | V_{out} |
|----------|----------|-------------------|
| 0 | 0 | Hi Z |
| 0 | V_{DD} | Hi Z |
| V_{DD} | 0 | 0 |
| V_{DD} | V_{DD} | $V_{DD} - V_{TN}$ |

The NMOS works best when V_{in} & V_{out} are close to ground.

2.) PMOS






| V_g | V_{in} | V_{out} |
|----------|----------|------------|
| 0 | 0 | $ V_{TP} $ |
| 0 | V_{DD} | V_{DD} |
| V_{DD} | 0 | Hi Z |
| V_{DD} | V_{DD} | Hi Z |



The PMOS works best when V_{in} & V_{out} are close to V_{DD} .


Some Examples




Ignoring the influence of the bulks.

Capacitive Feedthrough (Clock feedthrough)



Capacitive feedthru occurs when the clock on the gate is switching the MOS to the hi-Z state.



$C_f = \text{overlap capacitance} = C_{OL} = C_{ox} \cdot L \cdot D \cdot W$



$V_{out} = V_{out}(low) - V_{DD} \frac{C_f}{C_f + C_{gnd}}$



Example

In the circuit shown with the input at 1.2V, what is the initial value of the output when the clock is 1.2V? Estimate the final value of Vout after the clock goes low. Assume 0.13um technology.

1.) $V_{TN} = 0.4 + 0.2 \sqrt{0.28 + V_{out}} - 0.2 \sqrt{V_{out}}$

$V_{out} = 1.2 - V_{TN} \xrightarrow{\text{Use iteration}} V_{TN} = 0.483 \Rightarrow V_{out} \approx \underline{0.72V}$

2.) $C_f = C_{ox} \cdot L \cdot D \cdot W = \left(\frac{1.6 \mu F}{cm^2} \right) \left(10^{-7} \right) \left(0.2 \times 10^{-4} \right) = 0.032 fF$


$C_{gnd} = C_{eff} \times W = \left(\frac{11 fF}{\mu m} \right) (0.2 \mu m) = 0.2 fF$

Example - Cont'd

$$V_{out} = 0.72V - 1.2 \left(\frac{0.032}{0.032 + 0.2} \right) = 0.716 - 0.166 \approx \underline{\underline{0.55V}}$$

Charge Sharing

Illustration -



$$Q_{total} = C_1 V_1 + C_2 V_2$$

$$Q_{total} = V_x (C_1 + C_2)$$

$$\therefore V_x (C_1 + C_2) = C_1 V_1 + C_2 V_2 \rightarrow V_x = \frac{C_1}{C_1 + C_2} V_1 + \frac{C_2}{C_1 + C_2} V_2$$

Example:

Compute the charge-sharing effects for the following cases using 0.13 μm technology.

a.) $C_1 = 100\text{fF}$, $C_2 = 20\text{fF}$, $V_1 = 0$, $V_2 = 1.2\text{V}$

$$V_x = \frac{100\text{fF} \cdot 0 + 20\text{fF} \cdot 1.2\text{V}}{120\text{fF}} = \underline{\underline{0.2\text{V}}}$$

b.) $C_1 = 20\text{fF}$, $C_2 = 20\text{fF}$, $V_1 = 0$, $V_2 = 1.2\text{V} \rightarrow V_x = \underline{\underline{0.6\text{V}}}$


c.) $C_1 = 20\text{fF}$, $C_2 = 100\text{fF}$, $V_1 = 0$, and $V_2 = 1.2\text{V}$

$$V_x = \frac{20\text{fF} \cdot 0 + 100\text{fF} \cdot 1.2}{120\text{fF}} = 1\text{V}$$

Whoops - The maximum voltage is $V_{DD} - V_{TN} = \underline{\underline{0.5\text{V}}}$

Other Sources of Charge Loss


- 1.) Leakage current from BD and BS pn junctions.



- 2.) Noise injection

- Electrostatic or electromagnetic (noise on power supply)
- Hot carriers \rightarrow substrate
- α -particles

CMOS Transmission Gate



Advantages -

Can transmit either a high or low
Cancellation of clock feedthrough (somewhat)

Disadvantages -

Requires more transistors

Requires $\overline{\text{CLOCK}}$