


Example 7.8 - Continued




- 1.) What logic function does the gate perform?
- 2.) How much clock feed thru is observed at node X?
- 3.) What is the worst-case charge sharing at node X?

Comment of last lecture -

$$\Delta V_{out} = V_{DD} - \frac{C_{out}}{C_x + C_{out}} V_{DD}$$

$$V_{out} = \frac{C_x}{C_x + C_{out}} V_{DD}$$



The worst case charge sharing occurs for the output at 1.2V and $A=1$ and $B=C=0$.

$$C_y = (1fF/\mu m)(16\lambda) = \frac{1fF}{\mu m}(16)(0.05\mu m) = 0.8fF$$

∴ Charge sharing between nodes X and Y ($C_x = 3.2fF$), is

$$V^* = \frac{C_x}{C_x + C_y} \times 1.2 = \frac{3.2}{4.0} \times 1.2 = 0.96V$$


Solution #7 have been changed

Problem: The maximum voltage at Y is $1.2 - 0.4 = 0.8V$
 Consequently, the rest of the charge is at node X

$$(3.2fF)(1.2V) - (0.8fF)(0.8V) = 3.84fC - 0.64fC = 3.2fC$$

$$\therefore V_x = \frac{3.2fC}{3.2fF} = 1V$$

Dual-Rail (Differential) Domino Logic




Achieve both a inverting and noninverting logic.

P7.6b


Examples of Designing Domino Logic

1.) $Out = A\bar{B} + BC + \bar{C}$




P7.6d

2.) $Out = \overline{(A + \bar{B} + C) + \bar{A}B} = (A + \bar{B} + C) \overline{(A + \bar{B})} = A + \bar{B}$



NAND Differential Domino Logic Example



CHAPTER 8 - SEMICONDUCTOR MEMORY DESIGN

Introduction


- Memories are ckt. or systems that store digital information in large quantity.
- Size of memories ranges from 100 bits to over 256 Mbits
- Units of size

Bit = Digital 1 or 0 (flip-flop or similar ckt.)

Byte = 8 bits (a single alphanumeric character)

Word = 32 to 128 bits

Memory Classification -



Memory Organization

- Non random access - FIFO, LIFO, shift register, etc.
- Random access - the memory locations can be accessed in a random or fixed order independent of the physical location for the purpose of read or write.

