


CLK \equiv heartbeats of digital systems


Ideally, CLK should have: minimum rise/fall times
specified duty cycles
zero skew etc

How noise come in?



Due to switching activities, and IR drop & $L \frac{di}{dt}$ drop along the power supply (V_{DD}) and GND (V_{SS}) lines/buses.


the voltage along V_{DD} , V_{SS} changes. they're not stay const. at 1.8V or 0V for 0.18 μ m e.g.




\Rightarrow Affects the reliability

Effect of Noise on CLK and FFs.

Glitch on CLK input:




Glitch on data input:



Solution to ~~reduce~~ noise:

① $C = \epsilon \frac{A}{d} \Rightarrow \uparrow d$ Not area efficient,

② shielding.




How to generate CLK?


need some

Consider CLK as some Sustained Oscillation \Rightarrow + feedback



Method 1: Ring Osc.




To reject the VDD, GND noise use:



Method 2: crystal osc.



Method 3: LC Osc.



CLK Distribution (uniformly over chip. minimize CLK skew.)

H

Vertical crossing \rightarrow minimize mutual ind.




CLK stabilization (minimize the jitter)

via

Phase - Locked Loop (PLL) technique.

PLL design considerations :

The function of the PLL is to generate a periodic signal whose frequency is related to an input or reference periodic signal.




$$f_{osc} \approx \frac{1}{2Nt_d}$$

$$C \frac{\Delta V}{\Delta t} = I_{SS} \Rightarrow t_d \approx \frac{C \frac{V_{DD}}{2}}{I_{SS}}$$

Control knob Knobs :


- ① C
- ② $I_{SS} \rightarrow V_c$




Operation :

- 1) If rise edge of Ref CLK precede rising edge of fb CLK, UP=1 during the difference
- 2) If rising edge of Ref. CLK follows the rising edge of fb CLK, Down=1 during the difference

Example -




Charge Pump and Loop Filter




The charge pump combines with the continuous time filter to implement the loop filter of the PLL. $F(s)$ generally contains capacitors and resistors.

System Block Diagram




$$\therefore \theta_{out} = (\theta_m - \theta_{out}) \left[K_{PD} F(s) \frac{K_0}{s} \right] \rightarrow \frac{\theta_{out}(s)}{\theta_m(s)} = \frac{K_{PD} F(s) \frac{K_0}{s}}{1 + K_{PD} F(s) \frac{K_0}{s}} = \frac{G(s)}{1+G(s)}$$

F(s)




$$G(s) = \frac{K_0 K_{PD}}{s^2}$$

Unstable



$$G(s) = K_{PD} \left(\frac{RC_1 s + 1}{s} \right) \frac{K_0}{s}$$

Stable




$$G(s) = \left(\frac{b-1}{b} \right) \left(\frac{s\tau_1 + 1}{sC_1 \left(\frac{s\tau_1}{b} + 1 \right)} \right) \frac{K_0}{s}$$

$$b = 1 + \frac{C_1}{C_2} \text{ and } \tau_1 = RC_1$$

Stable


Example of a 3rd-order PLL with a charge pump (see handout)

VCO



$$i = C \frac{dV}{dt} \rightarrow I = C \frac{\Delta V}{\tau} \rightarrow \tau = \frac{C \Delta V}{I} = \frac{C V_{DD}}{\partial I}$$


$$I = K(V_C - V_T)^{\alpha}$$



Current-starved inverter


Performance Issues of the PLL

- f_{ref} can be a crystal and is very stable ($f_{out} = N f_{ref}$)
- If f_{out} is large (GHz), the divider can be power hungry
- The VCO is subject to jitter which causes phase noise

Delay Locked Loop

(Data synchronization - CDR circuits)

Implementation:



- Simple
- Transfers jitter to the output

Clock Distribution Considerations

(see handout)