COURSE DETAILS AND INFORMATION FOR ECE4420 – Digital Integrated Circuits

Instructors: Dr. Phillip E. Allen, Room 292B, Van Leer, 894-6251 (office), pallen@ece.gatech.edu

Lecture: Monday, Wednesday, and Friday, 12:05am to 12:55am, Room C240, Van Leer

Office Hours: Allen: 10-11 MF and 11-12pm W or by e-mail <pallen@ece.gatech.edu>.

Prerequisite: EE 3040 Microelectronic Circuits or permission of instructor.

Text:

Analysis and Design of Digital Integrated Circuits – Third Edition, David A. Hodges, Horace G. Jackson and Resve A. Saleh, McGraw-Hill, 2003.

Electronic Copies of Class Handouts: You may download pdf copies of all classroom material at the following web site: http://users.ece.gatech.edu/~pallen/Academic/

Objectives: The purpose of this course is to enable the student to model, analyze and design digital integrated circuits using primarily MOS technologies. At the conclusion of the course, the student should be able to successfully perform the electrical and physical design of digital circuit in an industrial environment.

Examinations: There will be three, closed book midterm examinations each of 50 minute duration and a 3 hour final examination. The final examination will be given during the regularly scheduled time for the final exam. All grades become final one week after they are returned in class.

Final Exam: The final exam is on Thursday, May 5, 2005, from 8am to 10:50am.

Homework: Homework will be assigned and will be graded.

Course Grading Policy: Your grade will be determined using the following scheme:

Three midterm exams			
Homework	10%		
Final Exam	30%		

Grades will be assigned on a curve and will not necessarily be consistent with 100>A>90, 90>B>80, etc..

Computer Usage: You are expected to be able to use HSPICE or PSPICE for classroom assignments. Most assignments using the computer will work on the student version of PSPICE. The educational version of PSpice for the PC is free and downloadable from:

http://www.orcad.com/products/pspice/eval_f.htm http://www.electronics-lab.com/downloads/schematic/013/

Attendance: You are responsible for all course materials, announcements, notes, etc. made during our regular class meeting times. Prompt arrival to class is appreciated.

Academic Honesty: It is the responsibility of the instructor to encourage an environment where you can learn and your accomplishments will be rewarded fairly. Any behavior that compromises the basic rules of academic honesty as described in the General Catalog will not be tolerated.

Classroom Behavior: Smoking, drinking and eating is prohibited in the classroom by Institute rules.

٦

			Weekly Coverage of Topics for ECE4420	
Week	Lecture	Date	Торіс	Text
				(pages)
	1	1/10	Review of Digital Logic Gate Design	6-15
1	2 3	1/12	Digital Integrated Circuit Design	15-24
		1/14	MOS Transistor	35-45
	4	1/17	Holiday	
	5	1/19	Large Signal MOS Model	45-57
	6	1/21	Short Channel Technology	57-68
2	-	1/24	Subthreshold Operation and MOS Capacitances	68-80
3	7	1/26	IC Fabrication Technology	89-96
	8	1/28	IC Fabrication Technology – Continued	96-107
	9	1/31	SPICE MOS Model	107-115
4	10	2/2	Additional effects in MOS Transistors	125-130
	11	2/4	MOS Inverters	143-153
_	12	2/7	Resistive Load Inverter Design	153-161
5	13	2/9	Active Load Inverters	162-178
	-	2/11	Examination No. 1	-
~	14	2/14	Psuedo MOS Inverters, Sizing, Tristate	178-185
6	15	2/16	CMOS Gate Inverters	195-209
	16	2/18	Complex CMOS Gates	209-214
	17	2/21	Complex CMOS Gates/Flip-Flops	209-227
7	18	2/23 2/25	Flip Flops	214-227
	19		Power Dissipation in CMOS Gates	227-240
0	20	2/28	Power Dissipation in CMOS Gates	227-240
8	21	3/2	Switching Time Analysis /Load Capacitance Calculation	249-267
	22	3/4	Switching Time Analysis /Load Capacitance Calculation	249-267
0	23	3/7	Improving Delay	267-276
9	24	3/9	Improving Delay /Gate Sizing for Optimal Delay	257-276
	-	3/11	Examination No. 2	-
10	25 26	3/14 3/16	Improving Delay /Gate Sizing for Optimal Delay	257-276 276-300
10	20 27	3/18	Gate Sizing for Optimal Delay Transfer Gates	278-300 309-318
	<i>∠1</i>	3/18		309-310
		3/21- 3/25	Spring Break	
	28	3/23	CMOS Transmission Gate Logic	318-333
11	28 29	3/28 3/30	Dynamic D-Latches and D-Flip Flops/ Domino Logic	318-333
11	²⁹ 30	3/30 4/1	Domino Logic	340-349
	30	4/1	MOS Decoders	359-368
12	31	4/4	Static RAM Cell Design	368-377
12	32	4/8	SRAM Column I/O Circuitry	377-390
	34	4/11	Interconnects	441-453
13	35	4/13	Buffers, Interconnect Coupling Capacitance	453-468
15	36	4/15	Inductance, Antenna	469-476
	37	4/18	Power Distribution	483-499
14	38	4/20	Clock and Timing Issues	499-514
1-1		4/22	Examination No. 3	477 511
	39	4/25	PLLs and DLLs	514-524
15	40	4/27	BJTs	547-558
15	40	4/29	BJT Logic	558-562
		1127	Final Exam is Thursday, May 5, 2005, from 8:00, 10:50am	550 502

Final Exam is Thursday, May 5, 2005 from 8:00-10:50am

Weekly Coverage of Topics for ECE4420