## EXAMINATION NO. 1 - SOLUTION

$($ Average Score $=79.1 / 100)$

## Problem 1-( 25 points)

A logic circuit is modeled as shown. Assume that at time $t=0$, the capacitor is uncharged and the switch is connected to the "high" state. At some time later, after the output voltage has reached its high state, the switch is connected to the "low" state. Find the propagation time delay of this logic circuit.

## Solution

Risetime:
The model for this case is,


An expression for the output voltage is,


$$
v_{\text {out }}=V_{D D}\left(1-\mathrm{e}^{-t / \tau_{1}}\right)
$$

where $\tau_{1}=R_{U} C=2 \mathrm{~ns}$

When $v_{\text {out }}=0.5 V_{D D}$, then $t=T_{1}$.

$$
\therefore \quad 0.5=1-\mathrm{e}^{-T_{1} / \tau_{1}} \quad \rightarrow \quad T_{1}=\tau_{1} \ln (2)=0.693(2 \mathrm{~ns})=1.386 \mathrm{~ns}
$$

Falltime:
The model for this case is,


An expression for the output voltage is,

$$
v_{\text {out }}=V_{D D} \mathrm{e}^{-t / \tau_{2}}
$$

where $\tau_{2}=R_{D} C=1 \mathrm{~ns}$

When $v_{\text {out }}=0.5 V_{D D}$, then $t=T_{2}$.
$\therefore \quad 0.5=\mathrm{e}^{-T_{1} / \tau_{1}} \quad \rightarrow \quad T_{2}=\tau_{2} \ln (2)=0.693(1 \mathrm{~ns})=0.693 \mathrm{~ns}$
The propagation delay time, $T_{d}$, is found as:

$$
T_{d}=\frac{T_{1}+T_{2}}{2}=\frac{1.386+0.693}{2}=\underline{\underline{1.04 \mathrm{~ns}}}
$$

## Problem 2-( 25 points)

Solve for the dc value of the drain current, $I_{D S}$, for the NMOS transistor shown assuming $0.18 \mu \mathrm{~m}$ CMOS technology. The $W$ and $L$ for this transistor are given in Problem 3.

## Solution

Check for saturation.

$$
\begin{aligned}
& V_{D S}(\mathrm{sat})=\frac{\left(V_{G S}-V_{T}\right) E_{c} L}{\left(V_{G S}-V_{T}\right)+E_{c} L}=\frac{(1.5-0.5)(1.2)}{(1.5-0.5)+1.2}=0.5454 \mathrm{~V} \quad \text { S05E1P2 } \mathrm{S}(0 \mathrm{~V} \\
& V_{D S}=0.5 \mathrm{~V} \Rightarrow \mathrm{NMOS} \text { in linear region } \\
& \therefore I_{D S}= \\
& \frac{W}{L} \frac{\mu_{e} C_{o x}}{\left(1+\frac{v_{D S}}{E_{c} L}\right)}\left(V_{G S}-V_{T}-\frac{V_{D S}}{2}\right) V_{D S} \\
& =\frac{0.6}{0.2} \frac{\left(270 \mathrm{~cm}^{2} / \mathrm{V} \cdot \mathrm{~s}\right)\left(1 \mu \mathrm{~F} / \mathrm{cm}^{2}\right)}{1+\frac{0.5}{1.2}}(1.5-0.5-0.25)(0.5)=3 \frac{270 \cdot 1}{1.416}(0.75)(0.5) \mu \mathrm{A} \\
& \quad=214 \mu \mathrm{~A}
\end{aligned}
$$



## Problem 3-(25 points)

Given the layout for the NMOS transistor of Problem 2, find the value of $C_{g s}, C_{g d}, C_{g b}$, $C_{d b}$, and $C_{s b}$ assuming that the junction depth of the source-drain diffusions is $x_{j}=50 \mathrm{~nm}$, $m=0.5$ and the lateral diffusion is 10 nm .


## Solution

From Problem 2, we know that the NMOS transistor is in the linear region. To make the calculations, we will need $C_{g}$ and $C_{o v}$. They are calculated as follows,

$$
\begin{aligned}
C_{g} & =C_{o x} \cdot W \cdot L=1 \times 10^{-6}\left(\mathrm{~F} / \mathrm{cm}^{2}\right) \cdot 0.6 \times 10^{-4}(\mathrm{~cm}) \cdot 0.2 \times 10^{-4}(\mathrm{~cm})=1.212 \times 10^{-15} \mathrm{~F} \\
C_{o l} & =C_{o x} \cdot L D=1 \times 10^{-6}(\mathrm{~F} / \mathrm{cm} 2) \cdot 10 \times 10^{-7}(\mathrm{~cm})=1 \times 10^{-12} \mathrm{~F} / \mathrm{cm} \\
\therefore C_{g s} & =C_{o l} \cdot W+0.5 C_{g}=\left(1.01 \times 10^{-12}\right)\left(0.6 \times 10^{-4}\right)+(0.5)(1.212)=(0.061+0.606) \mathrm{fF} \\
& =\underline{\underline{0.666 \mathrm{fF}}} \\
C_{g d} & =C_{o l} \cdot W+0.5 C_{g}=\left(1.01 \times 10^{-12}\right)\left(0.6 \times 10^{-4}\right)+(0.5)(1.212)=(0.061+0.606) \mathrm{fF} \\
& =\underline{\underline{0.666 \mathrm{fF}}} \\
C_{g b} & =\underline{\underline{0}} \\
C_{J} & =\frac{\frac{C_{j b}\left(A_{b}+A_{s w}\right)}{V_{j}}=\frac{C_{j 0}\left(A_{b}+A_{s w}\right)}{\left(1-\frac{V_{j}}{\phi_{B}}\right)}}{\left.\sqrt{\left(1-\frac{0.5}{0.9}\right.}\right)}=\underline{\underline{0.269 \mathrm{fF}}} \\
C_{b d} & =\frac{1.6 \mathrm{fF} / \mu \mathrm{m}^{2}[(0.3)(0.6)+(0.05)(0.6)]}{\sqrt{1+0}} \\
C_{b s} & =\frac{1.6 \mathrm{fF} / \mu \mathrm{m}^{2}[(0.3)(0.6)+(0.05)(0.6)]}{\sqrt{1+0}}=\underline{\underline{0.336 \mathrm{fF}}}
\end{aligned}
$$

## Problem 4-( 25 points)

The transfer function curve for an inverter is shown. Find the values of $V_{O H}, V_{O L}, V_{I L}$, and $V_{I H}$ from the curve below. Use this information to find the values of $N M_{H}$ and $N M_{L}$.


From the curve we get the following numerical values.
$V_{O H}=\underline{\underline{2.0}}, V_{O L}=\underline{\underline{0.02 \mathrm{~V}}}, V_{I L}=\underline{\underline{0.62 \mathrm{~V}}}$, and $V_{I H}=\underline{\underline{0.75 \mathrm{~V}}}$
The noise margins are,

$$
N M_{H}=V_{O H}-V_{I H}=2.0-0.75=\underline{\underline{1.25 \mathrm{~V}}}
$$

and

$$
N M_{H}=V_{I L}-V_{O L}=0.62-0.02=\underline{\underline{0.60 \mathrm{~V}}}
$$

