**Problem 1 - (25 points)**

Calculate the optimum delay (in ps) and the size of the transistors (W and L in μm) for the logic circuit shown. All devices are standard CMOS and all transistors have a minimum length of \( L = 0.1 \mu m \). \( C_{inv} \) is the input capacitance of a minimum size inverter.

**Solution**

Use logical effort to find the capacitances and the delay.

\[
PE = \prod (LE \cdot FO) = (1) \left( \frac{4}{3} \right) \left( \frac{5}{3} \right) (1)(1000) = 2222
\]

\[
SE = \left( PE \right)^{1/N} = 2222^{1/4} = 6.87
\]

\[
C_4 = \frac{LE \cdot C_{out}}{SE} = \frac{(1)(600fF)}{6.87} = 87.34fF
\]

\[
87.34 = 3WC_g \quad \Rightarrow \quad W_n = W = \frac{87.34}{3 \cdot 2} = 14.56\mu m \quad W_p = 2W_n = 29.11\mu m
\]

\[
C_3 = \frac{LE \cdot C_4}{SE} = \frac{\left( \frac{5}{3} \right)(87.34fF)}{6.87} = 21.19fF
\]

\[
21.19 = 5WC_g \quad \Rightarrow \quad W_n = W = \frac{21.19}{5 \cdot 2} = 2.12\mu m \quad W_p = 4W_n = 8.48\mu m
\]

\[
C_2 = \frac{LE \cdot C_3}{SE} = \frac{\left( \frac{4}{3} \right)(21.19fF)}{6.87} = 4.11fF
\]

\[
4.11 = 4WC_g \quad \Rightarrow \quad W = \frac{4.11}{4 \cdot 2} = 0.514\mu m \quad W_n = W_p = 2W = 1.03\mu m
\]

\[
C_1 = \frac{LE \cdot C_2}{SE} = \frac{(1)(4.11fF)}{6.87} = 0.6fF
\]

\[
0.6 = 3WC_g \quad \Rightarrow \quad W_n = W = \frac{0.6}{3 \cdot 2} = 0.1\mu m \quad W_p = 2W_n = 0.2\mu m
\]

\[
D = \sum_{N=1}^{4} (SE + P_N) = \sum_{N=1}^{4} (SE + P_N) = 4(6.87) + 0.5 + 1 + 1.5 + 0.5 = 31
\]

\[
\tau = 3R_{eqn}C_gL_n = 3(12.5K)(2fF)(0.1\mu m) = 7.5ps \quad \therefore \quad \text{Delay} = 31 \cdot 7.5ps = 232.5ps
\]
Problem 2 – (25 points)

What is the minimum possible delay through the following circuit from node A to node E, and how would you size the gates? You can leave the delay and sizes in unitless quantities. Assume that the two NAND gates at the output are the same size.

\[
\begin{align*}
\text{Solution} \\
LE &= (4/3) \times (1) \times (4/3) \times (4/3) = (4/3)^3 \\
BE &= (1) \times (1) \times (1) \times (2) = 2 \\
FO &= \frac{140}{10} = 14 \\
\therefore PE &= (4/3)^3(2)(14) = 66.4 \quad \rightarrow \quad SE = (PE)^{1/4} = 2.854 \\
C_4 &= \frac{140(4/3)}{2.854} = 65.4 \quad 4WC_g = 65.4 \quad \rightarrow \quad W = 8.19 \quad W_n=W_p=8.19 \\
C_3 &= \frac{2\cdot65.4(4/3)}{2.854} = 61.1 \quad 4WC_g = 61.1 \quad \rightarrow \quad W = 7.66 \quad W_n=W_p=7.66 \\
C_2 &= \frac{61.1(1)}{2.854} = 21.4 \quad 3WC_g = 21.4 \quad \rightarrow \quad W = 3.56 \quad W_n=3.56 \quad W_p=7.17 \\
C_{in} &= \frac{21.4(4/3)}{2.854} = 10 \quad 4WC_g = 10 \quad \rightarrow \quad W = 1.25 \quad W_n=W_p=1.25 \\
D &= 4(2.854) + 3(1) + (0.5) = 14.91
\end{align*}
\]
Problem 3 – (25 points)

Using transmission gates, design a logic circuit whose output is,

\[ Out = (A + B + C) + \bar{A}B \]

Use \( A \) and \( B \) as the control signals of a two-level multiplexer architecture. Remove the transistors and switches that are not necessary.

Solution

\[ Out = (A + B + C) + \bar{A}B = \bar{A}BC + \bar{A}B \]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
Problem 4 – (25 points)

Design a domino logic circuit whose output is

\[ Out = A \overline{B} + BC + \overline{C} \]

Solution