## EXAMINATION NO. 3

NAME $\qquad$ SCORE $\qquad$

INSTRUCTIONS: This exam is closed book. You are allowed to have one page of handwritten (or typed) notes (both sides, no Xerox reductions). The exam consists of 4 questions for a total of 100 points. Please show your work leading to your answers so that maximum partial credit may be given where appropriate. Be sure to turn in your exam with the problems in numerical order, firmly attached together.

## TRANSISTOR INFORMATION:

The following is for an NMOS transistor only (with appropriate sign changes they can be used for PMOS transistors):

$$
V_{T}=V_{T 0}+\gamma\left(\sqrt{\left|2 \phi_{F}\right|+\mathrm{VSB}}-\sqrt{\left|2 \phi_{F}\right|}\right.
$$

For long-channel devices, the current equations are:
If $V_{G S} \geq V_{T}$

$$
\text { and } V_{D S} \geq V_{G S}-V_{T} \text { (the saturation region) } \quad I_{D S}=\frac{\mathrm{k}}{2}\left(V_{G S}-V_{T}\right)^{2}\left(1+\lambda V_{D S}\right)
$$

$$
\text { or } V_{D S} \leq V_{G S}-V_{T} \text { (the linear region) } \quad I_{D S}=\frac{\mathrm{k}}{2}\left[2\left(V_{G S}-V_{T}\right) V_{D S}-V_{D S}^{2}\right]
$$

If $V_{G S}<V_{T}$ (subthreshold region)

$$
I_{D S} \approx 0
$$

For velocity saturated short-channel devices, the current equations are:
If $V_{G S} \geq V_{T}$
and $V_{D S} \geq \frac{\left(V_{G S}-V_{T}\right) E_{c} L}{\left(V_{G S}-V_{T}\right)+E_{c} L}$ (saturation region) $I_{D S}=W v_{s a t} C_{o x} \frac{\left(V_{G S}-V_{T}\right)^{2}}{\left(V_{G S}-V_{T}\right)+E_{c} L}$ or $V_{D S}<\frac{\left(V_{G S}-V_{T}\right) E_{c} L}{\left(V_{G S}-V_{T}\right)+E_{c} L}$ (linear region) $I_{D S}=\frac{W}{L} \frac{\mu_{e} C_{o x}}{\left(1+\frac{v_{D S}}{E_{c} L}\right)}\left(V_{G S}-V_{T}-\frac{V_{D S}}{2}\right) V_{D S}$ If $V_{G S}<V_{T}$ (subthreshold region) $I_{D S}=I_{S} \exp \left(\frac{q\left(V_{G S}-V_{T}-V_{\text {offset }}\right)}{n k T}\right)\left[1-\exp \left(\frac{-q V_{D S}}{k T}\right)\right]$

|  |  | $0.18 \mu \mathrm{~m}$ |  | $0.13 \mu \mathrm{~m}$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Symbol | NMOS | PMOS | NMOS | PMOS | Units |
| Oxide Thickness | $t_{o x}$ | 35 | 35 | 22 | 22 | $\AA$ |
| Oxide Capacitance | $C_{o x}$ | 1.0 | 1.0 | 1.6 | 1.6 | $\mu \mathrm{~F} / \mathrm{cm}^{2}$ |
| Threshold Voltage | $V_{T O}$ | 0.5 | -0.5 | 0.4 | -0.4 | V |
| Body-Effect Term | $\gamma$ | 0.3 | 0.3 | 0.2 | 0.2 | $\mathrm{~V}^{0.5}$ |
| Fermi Potential | $2 \mid \phi_{F} \downarrow$ | 0.84 | 0.84 | 0.88 | 0.88 | V |
| Junction Cap. Coeff. | $C_{j 0}$ | 1.6 | 1.6 | 1.6 | 1.6 | $\mathrm{fF} / \mu \mathrm{m}^{2}$ |
| Built-In Junct. Potential | $\phi_{B}$ | 0.9 | 0.9 | 1.0 | 1.0 | V |
| Grading Coefficient | $m$ | 0.5 | 0.5 | 0.5 | 0.5 | - |
| Nominal Mobility | $\mu_{o}$ | 540 | 180 | 540 | 180 | $\mathrm{~cm}^{2} / \mathrm{V} \cdot \mathrm{s}$ |
| Effective Mobility | $\mu_{e}$ | 270 | 70 | 270 | 70 | $\mathrm{~cm}^{2} / \mathrm{V} \cdot \mathrm{s}$ |
| Critical Field | $E_{c}$ | $6 \times 10^{4}$ | $24 \mathrm{x} 10^{4}$ | $6 \times 10^{4}$ | $24 \mathrm{x} 10^{4}$ | $\mathrm{~V} / \mathrm{cm}$ |


| Critical Field x $L$ | $E_{c} L$ | 1.2 | 4.8 | 0.6 | 2.4 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Effective Resistance | $R_{\text {eff }}$ | 12.5 | 30 | 12.5 | 30 | $\mathrm{k} \Omega / \mathrm{sq}$. |
| Saturation Velocity | $v_{\text {sat }}$ | $8 \times 10^{6}$ |  |  |  |  |
| $\mathrm{~cm} / \mathrm{s}$ |  |  |  |  |  |  |

CAPACITOR INFORMATION:

|  | Cutoff | Linear | Saturation |
| :--- | :--- | :--- | :--- |
| $C_{g s}$ | $C_{o l}$ | $C_{o l}+0.5 C_{g}$ | $C_{o l}+0.67 C_{g}$ |
| $C_{g d}$ | $C_{o l}$ | $C_{o l}+0.5 C_{g}$ | $C_{o l}$ |
| $C_{g b}$ | $1 /\left(1 / C_{g}+1 / C_{j c}\right)<C_{g b}<C_{g}$ | 0 | 0 |
| $C_{s b}$ | $C_{j S B}$ | $C_{j S B}+\alpha_{1} C_{j c}$ | $C_{j S B}+\beta_{1} C_{j c} \quad(\alpha, \beta$ small $)$ |
| $C_{d b}$ | $C_{j D B}$ | $C_{j D B}+\alpha_{2} C_{j c}$ | $C_{j D B}+\beta_{2} C_{j c} \quad(\alpha, \beta$ small $)$ |

where,$\quad C_{o l}=$ overlap capacitance $\quad C_{j c}=$ channel to substrate depeletion capacitance

$$
C_{g}=C_{o x} L \quad C_{j}=\frac{C_{j b}\left(A_{b}+A_{s w}\right)}{\left(1-\frac{V_{j}}{\phi_{B}}\right)^{m j}}
$$

where $A_{b}=$ area of source/drain and $A_{s w}=$ area of side of source/drain facing the channel
Gate capacitance coefficient: $C_{g}=C_{o x} L+2 C_{o l} \approx 2 f F / \mu \mathrm{m}$
Self capacitance coefficient: $C_{e f f}=C_{j}+2 C_{o l} \approx 1 \mathrm{fF} / \mu \mathrm{m}$
Wire capacitance coefficient: $C_{w}=C_{i n t}=0.1-0.25 \mathrm{fF} / \mu \mathrm{m}$
OTHER INFORMATION:

$$
\varepsilon_{o x}=4 \varepsilon_{o}=4.8 .85 \times 10^{-14} \mathrm{~F} / \mathrm{cm}=3.54 \times 10^{-13} \mathrm{~F} / \mathrm{cm}
$$

Logical Effort:

| Type of Gate | 1 input | 2 inputs | 3 inputs | 4 inputs |
| :---: | :---: | :---: | :---: | :---: |
| Inverter | 1 | - | - | - |
| NAND | - | $4 / 3$ | $5 / 3$ | $6 / 3$ |
| NOR | - | $5 / 3$ | $7 / 3$ | $9 / 3$ |

Parasitic Terms:

| Type of Gate | 1 input | 2 inputs | 3 inputs | 4 inputs |
| :---: | :---: | :---: | :---: | :---: |
| Inverter | $1 / 2$ | - | - | - |
| NAND | - | 1 | $3 / 2$ | 2 |
| NOR | - | $3 / 2$ | $9 / 4$ | 3 |

## Problem 1-( 25 points)

Calculate the optimum delay (in ps) and the size of the transistors (in $\mu \mathrm{m}$ ) for the logic circuit shown. All devices are standard CMOS and all transistors have a minimum length of $L=0.1 \mu \mathrm{~m} . C_{i n v}$ is the input capacitance of a minimum size inverter.


## Problem 2-(25 points)

What is the minimum possible delay through the following circuit from node $A$ to node $E$, and how would you size the gates? You can leave the delay and sizes in unitless quantities. Assume that the two NAND gates at the output are the same size.


## Problem 3-(25 points)

Using transmission gates, design a logic circuit whose output is,

$$
\text { Out }=\overline{(A+B+C)}+\bar{A} B
$$

Use $A$ and $B$ as the control signals of a two-level multiplexer architecture. Remove the transistors and switches that are not necessary.

## Problem 4-(25 points)

Design a domino logic circuit whose output is

$$
\text { Out }=A \bar{B}+B C+\bar{C}
$$

## Extra Sheet

