## FINAL EXAMINATION

(Average score $=82 / 100$ )

## Problem 1-(20 points - This problem is required)

a.) An interconnect line is 10 mm long, $0.5 \mu \mathrm{~m}$ wide, and has a resistance of $27 \mathrm{~m} \Omega / \mathrm{sq}$. and a capacitance of $0.1 \mathrm{fF} / \mu \mathrm{m}$ and is driven by a 50 X inverter (an inverter with an $200 \lambda$ PMOS and a $100 \lambda$ NMOS where $\lambda=0.1 \mu \mathrm{~m}$ and $L=2 \lambda$ ). What is the total delay of the circuit as calculated from the Elmore delay assuming the pi model for the wire from the input of the inverter to the end of the interconnect line?

b.) Divide the 10 mm wire above into 5 equal segments and use a buffer of $x 50$ to drive each segment (use the existing buffer to drive the first segment). Find the new propagation delay calculated from the Elmore delay.

## Solution

a.) $R_{\text {wire }}=R_{\text {int }} L=\left(\frac{0.027 \Omega / \mathrm{sq}}{0.5 \mu \mathrm{~m}}\right)(10,000 \mu \mathrm{~m})=540 \Omega$

$$
C_{\text {wire }}=C_{\text {int }} L=(0.1 \mathrm{fF} / \mu \mathrm{m})(10,000 \mu \mathrm{~m})=1 \mathrm{pF}
$$

The inverter on resistance is $R_{\text {eff }}=\frac{R_{e q n}}{50}=\frac{12.5 \mathrm{k} \Omega}{50}=250 \Omega$
The inverter output capacitance is, $C_{\text {self }}=C_{e f f}(2 W+W) 50=(1 \mathrm{fF} / \mu \mathrm{m})(0.6 \mu \mathrm{~m}) 50=30 \mathrm{fF}$
The model for this part is given as,

b.) The model for one segment is given as,

$C_{\text {Buffer- }}=C_{g}(2 W+W) 50=2 \mathrm{fF} / \mu \mathrm{m}(0.6 \mu \mathrm{~m}) 50=60 \mathrm{fF}$
$\tau_{\text {Elmore }}=5[(250 \Omega)((130 \mathrm{fF})+(250 \Omega+108 \Omega)(160 \mathrm{fF})]=5(0.08978 \mathrm{~ns})=\underline{\underline{0.449 \mathrm{~ns}}}$

## Problem 2-(20 points - This problem is optional)

A bipolar-resistor inverter is shown along with the generic voltage transfer function. Use the large signal model of the BJT and the circuit to find values for $V_{O H}, V_{O L}, V_{I L}$, and $V_{I H}$. The large signal model for the BJT is

$$
I_{c}=I_{s} \exp \left(\frac{V_{i n}}{V_{t}}\right)
$$


where $I_{s}=1 \mathrm{fA}$ and $V_{t}=25 \mathrm{mV}$. The collector-emitter saturation voltage of the BJT is $V_{C E}(\mathrm{sat})=0.2 \mathrm{~V}$. Use this information to find the values of $N M_{H}$ and $N M_{L}$.

## Solution

Note that $V_{O H}=V_{C C}=\underline{\underline{2 V}}$ and $V_{O L}=V_{C E}($ sat $)=\underline{\underline{0.2 V}}$.
The output voltage can be expressed as,

$$
V_{\text {out }}=V_{C C}-I_{c} R_{L}=2-R_{L} I_{s} \exp \left(\frac{V_{\text {in }}}{V_{t}}\right)
$$

To find $V_{I L}$, set $d V_{\text {out }} / d V_{\text {in }}=-1$.

$$
\frac{d V_{\text {out }}}{d V_{\text {in }}}=-\frac{R_{L} I_{s}}{V_{t}} \exp \left(\frac{V_{\text {in }}}{V_{t}}\right) \quad \rightarrow \quad-1=-\frac{R_{L} I_{s}}{V_{t}} \exp \left(\frac{V_{I L}}{V_{t}}\right)
$$

Thus, $V_{I L}=V_{t} \ln \left(\frac{V_{t}}{R_{L} I_{s}}\right)=25 \mathrm{mV} \ln \left(\frac{25 \mathrm{mV}}{1 \mathrm{k} \Omega \cdot 1 \mathrm{fA}}\right)=25 \mathrm{mV}(17.03)=\underline{\underline{0.426 \mathrm{~V}}}$
Let $V_{\text {out }}=0.2 \mathrm{~V}$ to find $V_{I H}$.

$$
0.2 \mathrm{~V}=2-R_{L} I_{S} \exp \left(\frac{V_{I H}}{V_{t}}\right) \rightarrow V_{I H}=V_{t} \ln \left(1.8 \times 10^{9}\right)=25 \mathrm{mV}(21.31)=\underline{\underline{0.533 \mathrm{~V}}}
$$

Therefore,

$$
N M_{H}=V_{O H}-V_{I H}=2 \mathrm{~V}-0.533 \mathrm{~V}=\underline{\underline{1.467 \mathrm{~V}}}
$$

and

$$
N M_{L}=V_{I L}-V_{O L}=0.426 \mathrm{~V}-0.2 \mathrm{~V}=\underline{\underline{0.226 V}}
$$

## Problem 3-(20 points - This problem is optional)

Design a pseudo-NMOS inverter in $0.13 \mu \mathrm{~m}$ technology to give $V_{O H}=$ $V_{D D}=1.2 \mathrm{~V}$ and $V_{O L}=0.1 \mathrm{~V}$. Assume $L=200 \mathrm{~nm}$ and find the value of the $W$ 's if $W_{p}=200 \mathrm{~nm}$. Assume $v_{s a t}=8 \times 10^{6} \mathrm{~cm} / \mathrm{s}$.

## Solution

Assume the PMOS is saturated and the NMOS is linear.


Thus,

$$
\frac{W_{p} v_{s a t} C_{o x}\left(V_{D D^{-}}\left|V_{T p}\right|\right)^{2}}{V_{D D^{-}} V_{T p} \mid+E_{c p} L_{p}}=\frac{W_{n}}{L_{n}} \frac{\mu_{n} C_{o x}}{\left(1+\frac{V_{O L}}{E_{c n} L_{n}}\right)\left[\left(V_{D D^{-}} V_{T n}\right) V_{O L^{-}}-\frac{V_{O L}{ }^{2}}{2}\right]}
$$

Substituting values,

$$
\begin{gathered}
W_{p} \frac{\left(8 \times 10^{6} \mathrm{~cm} / \mathrm{s}\right)\left(1.6 \mu \mathrm{~F} / \mathrm{cm}^{2}\right)(1.2-0.4) 2}{1.2-0.4+2.4}=\frac{W_{n}}{0.2 \times 10^{-4}} \frac{(270)\left(1.6 \times 10^{-6}\right)}{\left(1+\frac{0.1}{0.6}\right)}\left[(1.2-0.4)(0.1)-\frac{0.01}{2}\right] \\
2.56 W_{p}=1.3886 W_{n} \quad \rightarrow \quad \frac{W_{n}}{W_{p}}=1.853 \quad \rightarrow W_{n}=1,843.299 \mathrm{~nm}=\underline{\underline{369 \mathrm{~nm}}}
\end{gathered}
$$

## Problem 4-( 25 points)

Calculate the optimum delay (in ps) and the size of the transistors (in $\mu \mathrm{m}$ ) for the logic circuit shown. All devices are standard CMOS and all transistors have a minimum length of $L=0.1 \mu \mathrm{~m} . C_{i n v}$ is the input capacitance of a minimum size inverter $(W=0.2 \mu \mathrm{~m})$.


## Solution

$C_{i n v}=3 W C_{g}=3(0.2 \mu \mathrm{~m})(2 \mathrm{fF} / \mu \mathrm{m})=1.2 \mathrm{fF}$
Use logical effort to find the capacitances and the delay.

$$
P E=\Pi(L E \cdot F O)=(1)\left(\frac{4}{3}\right)\left(\frac{5}{3}\right)(1)(1000)=2222
$$

$$
S E=(P E)^{1 / N}=(2222)^{1 / 4}=6.87
$$

$$
C_{4}=\frac{L E \cdot C_{\text {out }}}{S E}=\frac{(1)(1200 \mathrm{fF})}{6.87}=175 \mathrm{fF}
$$

$$
175=3 W C_{g} \quad \rightarrow \quad W_{n}=W=\frac{175}{3 \cdot 2}=\underline{29.11} \mu \mathrm{~m} \quad W_{p}=2 W_{n}=\underline{\underline{58.22}} \mu \mathrm{~m}
$$

$$
C_{3}=\frac{L E \cdot C_{4}}{S E}=\frac{\left(\frac{4}{3}\right)(175 \mathrm{fF})}{6.87}=33.9 \mathrm{fF}
$$

$$
33.9=4 W C_{g} \quad \rightarrow \quad W=\frac{33.9}{4 \cdot 2}=\underline{4.24 \mu \mathrm{~m}} \quad W_{p}=W_{n}=2 W=\underline{\underline{8.48} \mu \mathrm{~m}}
$$

$$
C_{2}=\frac{L E \cdot C_{3}}{S E}=\frac{\left(\frac{5}{3}\right)(33.9 \mathrm{fF})}{6.87}=8.22 \mathrm{fF}
$$

$$
8.22=5 W C_{g} \quad \rightarrow \quad W_{n}=W=\frac{8.22}{5 \cdot 2}=0.822 \mu \mathrm{~m} \quad W_{p}=4 W=\underline{3.29 \mu \mathrm{~m}}
$$

$$
C_{1}=\frac{L E \cdot C_{2}}{S E}=\frac{(1)(8.22 \mathrm{fF})}{6.87}=1.2 \mathrm{fF}
$$

$$
1.2=3 W C_{g} \quad \rightarrow \quad W_{n}=W=\frac{1.2}{3 \cdot 2}=\underline{\underline{0.2 \mu \mathrm{~m}}} \quad W_{p}=2 W_{n}=\underline{\underline{0.4 \mu \mathrm{~m}}}
$$

$$
D=\sum_{1}^{\mathrm{N}}\left(S E+P_{N}\right)=\sum_{1}^{4}\left(S E+P_{N}\right)=4(6.87)+0.5+1+1.5+0.5=31
$$

$$
\tau=3 R_{\text {eqn }} C_{g} L_{n}=3(12.5 \mathrm{~K})(2 \mathrm{fF})(0.1 \mu \mathrm{~m})=7.5 \mathrm{ps} \quad \therefore \quad \text { Delay }=31 \cdot 7.5 \mathrm{ps}=\underline{232.5 \mathrm{ps}}
$$

## Problem 5-(20 points - This problem is optional)

For the logic circuit shown below, assume that the transmission gates are all $4 \lambda: 2 \lambda$ and that the inverters driving the transmission gates have PMOS transistors that are $8 \lambda: 2 \lambda$, and NMOS transistors that are $4 \lambda: 2 \lambda$, where $\lambda=0.1 \mu \mathrm{~m}$. The output inverter is to drive a 50 fF load. The output inverter is 4 times larger than the input inverters.
(a.) Write the logic expression for the output function in terms of $A, B$, sel, and selB.
(b.) Draw an equivalent $R C$ circuit model for the path from $A$ to $C$ assuming that the sel
 signal is high. Write down the individual contributions for each resistance and capacitance and place the total values at the appropriate nodes.
(c.) Find the Elmore delay from $A$ to $C$.

## Solution

(a.) $O U T=\overline{\mathrm{sel} \cdot \bar{A}+\overline{\mathrm{sel}} \cdot \bar{A}}=(\overline{\mathrm{sel}}+A) \cdot(\mathrm{sel}+B)=A \cdot \mathrm{sel}+B \cdot \mathrm{selB}$
(b.) The equivalent $R C$ circuit model is shown below.


The quantities in this model are:

$$
\begin{aligned}
& R_{i n v}=12.5 \mathrm{k} \Omega\left(\frac{2 \lambda}{4 \lambda}\right)=6.25 \mathrm{k} \Omega, C_{i n v}=C_{e f f}\left(W_{n}+W_{p}\right)=1 \mathrm{fF} / \mu \mathrm{m}(0.4 \mu \mathrm{~m}+0.8 \mu \mathrm{~m})=1.2 \mathrm{fF}, \\
& C_{e f f}(2 W)=1 \mathrm{fF} / \mu \mathrm{m}(0.8 \mu \mathrm{~m})=0.8 \mathrm{fF}, C_{g} W=2 \mathrm{fF} / \mu \mathrm{m}(0.4 \mu \mathrm{~m})=0.8 \mathrm{fF} \\
& R_{T G}=12.5 \mathrm{k} \Omega\left(\frac{2 \lambda}{4 \lambda}\right)=6.25 \mathrm{k} \Omega, \text { and } 4 C_{i n v}=4 C_{g} W=4(2 \mathrm{fF} / \mu \mathrm{m})(1.2 \mu \mathrm{~m})=9.6 \mathrm{fF}
\end{aligned}
$$

(c.) The Elmore delay from $A$ to $C$ is given as

$$
\begin{aligned}
t_{A C} & =6.25 \mathrm{k} \Omega(1.2 \mathrm{fF}+0.8 \mathrm{fF}+0.8 \mathrm{fF})+(6.25 \mathrm{k} \Omega+6.25 \mathrm{k} \Omega)(0.8 \mathrm{fF}+0.8 \mathrm{fF}+0.8 \mathrm{fF}+9.6 \mathrm{fF}) \\
& =6.25 \mathrm{k} \Omega(2.8 \mathrm{fF})+6.25 \mathrm{k} \Omega(12 \mathrm{fF})=17.5 \mathrm{ps}+150 \mathrm{ps}=\underline{167.5 \mathrm{ps}}
\end{aligned}
$$

## Problem 6-(20 points - This problem is optional)

A dynamic logic gate is shown. The pre-charge device has a W/L of 5, the n-channel devices have a $\mathrm{W} / \mathrm{L}$ of 3 , and inverter has a pull-up of 4 and a pull-down of 1. (a.) What is the logic function of the gate at the output of the inverter? (b.) Why is the output inverter skewed? (c.) Using the device sizes above, what is the logical effort of input $B$ of the first stage of the domino logic (when its immediate output is falling), and the inverter (when its output is rising). Compute these two values separately.


## Solution

(a.) $f=(B+D)(A+C+E)$
(b.) To make the risetime faster.
(c.) $B$ input:

The $W / L$ of each transistor is 3 times the minimum size so the resistance of each of these transistors is $R / 3$. However, there are three of them in series in the pulldown path so the effective output resistance is $3 R / 3=R$. The input capacitance is 5 times the minimum capacitance. Therefore,

$$
L E_{B}=\frac{(R)\left(3 C_{g}\right)}{3 R C_{g}}=1 \quad \rightarrow \underline{\underline{L E}} \underline{\underline{B}}=1
$$

Inverter input:
For the standard inverter, the input capacitance is $3 C_{g}$ and the output resistance is $R$.
However, the pullup is twice as big as usual so its output resistance is $R / 2$ instead of $R$. Therefore,

$$
L E_{i n v}=\frac{(R / 2)\left(5 C_{g}\right)}{3 R C_{g}}=5 / 6 \quad \rightarrow \underline{\underline{L E}} \underline{\underline{i n v}}=5 / 6
$$

## Problem 7-(20 points - This problem is optional)

Design the values of the access and pull-down transistor in the memory cell shown. Assume you are designing a $256 \times 256$ memory array and that the bit lines must change by 150 mV in 300 ps at which point the sense amplifier is activated. The total capacitance of the bit lies are 450 fF each. Assume that $W_{D} / W_{A}=1.5$. Be sure to state any other assumptions you use in working this problem. $V_{D D}=1.2 \mathrm{~V}$.


## Solution

Both gates are tied to $V_{D D}$ as shown.
The current required by this combination is,

$$
I=C(\Delta V / \Delta t)=450 \mathrm{fF}(150 \mathrm{mV} / 300 \mathrm{ps})=225 \mu \mathrm{~A}
$$

Letting this current be the current through the access transistor and assuming the voltage at $q, V_{q}=0.1 \mathrm{~V}$ gives $W_{A}$ as,

$$
225 \mu \mathrm{~A} \approx \frac{W_{A}\left(8 \times 10^{6}\right)(1.6 \mu \mathrm{~F})(1.2-0.1-04 .)^{2}}{(1.2-0.1-0.4)+0.6}=4.825 W_{A}
$$



I $W_{A}=\frac{225 \mu \mathrm{~A}}{4.825}=0.000047 \mathrm{~cm}=\underline{\underline{0.47} \mu \mathrm{~m}} \quad$ and $\quad W_{D}=1.5 W_{A}=\underline{0.705} \mu \mathrm{~m}$

