# Homework No. 6 – Solutions

### <u>Problem 1 – P5.9</u>

For  $t_{PLH}$ , we need to size the pull-up PMOS appropriately.

$$t_{PLH} = 0.7RC = 0.7R_{eqp} \frac{L}{W} C_{LOAD}$$
$$W_{p} = 0.7R_{SQ} \frac{L}{t_{PLH}} C_{LOAD} = 0.7 (30k\Omega) \frac{(2\lambda)}{(50 \times 10^{-12})} (100 \times 10^{-15}) = 84\lambda$$

For  $V_{OL}$ :

$$I_{P}(sat) = \frac{W_{P}v_{sat}C_{OX}(V_{GS} - V_{T})^{2}}{V_{GS} - V_{T} + E_{CP}L} = \frac{(4.2 \times 10^{-4})(8 \times 10^{6})(1.6 \times 10^{-6})(1.2 - 0.4)^{2}}{1.2 - 0.4 + (24)(0.1)} = 1.08 \text{mA}$$

$$I_{P}(sat) = \frac{W_{N}\mu_{N}C_{OX}(V_{OL} - V_{TN} - \frac{V_{OL}}{2})V_{OL}}{L_{N}(1 + \frac{V_{OL}}{E_{CN}L})} = \frac{W_{N}(270)(1.6 \times 10^{-6})(1.2 - 0.4 - \frac{0.1}{2})0.1}{L_{N}(1 + \frac{0.1}{0.6})} \qquad \underline{Pr}$$

$$\frac{W_{N}}{L_{N}} = 38.5 \quad W_{N} = 77\lambda \qquad W_{3} = 3 \times 77\lambda = 232\lambda \quad (3 \ stack) \quad W_{2} = 155\lambda \quad (2 \ stack)$$

<u>Problem 2 – P5.10</u>



### Problem 5.10 Continued

$$\begin{split} t_{PLH} &= 0.7RC = R_{EQP} \frac{L}{W_P} C_{LOAD} \\ W_P &= 0.7R_{EQP} \frac{L}{t_{PLH}} C_{LOAD} = 0.7 \left(30 \times 10^3\right) \frac{(2\lambda)}{(50 \times 10^{-12})} \left(75 \times 10^{-15}\right) = 63\lambda \\ t_{PHL} &= RC = 0.7R_{EQN} \frac{L}{W_N} C_{LOAD} \\ W_N &= 0.7R_{EQN} \frac{L}{t_{PHL}} C_{LOAD} = 0.7 \left(12.5 \times 10^3\right) \frac{(2\lambda)}{(50 \times 10^{-12})} \left(75 \times 10^{-15}\right) = 26.6\lambda \approx 27\lambda \end{split}$$

Because the number of transistors in series is more than one, we must multiply the widths by the appropriate number. Here, all the NMOS transistors will have a width of  $54\lambda$ . The PMOS transistors will have widths of  $126\lambda$  and  $190\lambda$ , respectively.

<u>Problem 3 – P5.11</u>

We estimate the dc power and dynamic switching power for this problem.

a.) The circuit's dc power can be computed by computing the dc current when the output is low. This is given by  $I_{DS}$ =550uA/um x 0.1um=55uA. Then  $P_{DC}$ =66uW when the output is low.

b.) Its dynamic power can be calculated by simply using the equation  $P_{dyn} = \alpha C V_{DD}^2 f$ . Therefore,  $P_{dyn} = (50 \text{ fF})(V_{DD} - V_{TN})(V_{DD})(100 \text{ MHz}) = 4.4 \text{ uW}.$ 

### <u>Problem 4 – P5.12</u>

The pseudo-NMOS inverter has static current when the output is low. We can estimate it as:

$$I_{P}(sat) = \frac{W_{P}v_{sat}C_{OX}(V_{GS} - V_{T})^{2}}{V_{GS} - V_{T} + E_{CP}L} = \frac{(0.1 \times 10^{-4})(8 \times 10^{6})(1.6 \times 10^{-6})(1.2 - 0.4)^{2}}{1.2 - 0.4 + (24)(0.1)} = 25.6\mu\text{A}$$

Then the average static power is  $P_{\text{stat}} = (25.6 \text{uA})(1.2)/2 = 15.4 \text{uW}$ .

The dynamic power is  $P_{dyn} = CV_{DD}V_{swing}f_{avg} = (50 \text{ fF})(1.2)(1.1)f_{avg}$  assuming that V<sub>OL</sub> is 0.1V.

For the CMOS inverter, the static power is almost zero:  $P_{stat}=I_{sub}V_{DD}$ . It is far less than the pseudo-NMOS case. The dynamic power  $P_{dyn} = CV_{DD}V_{swing}f_{avg} = (50\text{fF})(1.2)^2 f_{avg}$  is slightly larger than the pseudo-NMOS case.



Pseudo-NMOS



# <u>Problem 5 – P5.16</u>

The circuit is shown below. The delay should incorporate both Q and Qb settling in 400ps. All NMOS and PMOS devices are the same size in both NAND gates.



$$t_{P} = t_{PHL} + t_{PLH} = 0.7R_{UP}C_{LOAD} + 0.7R_{DOWN}C_{LOAD} = 0.7C_{LOAD} \left( R_{eqp} \frac{L_{P}}{W_{P}} + R_{eqn} \frac{2L_{N}}{W_{N}} \right)$$
$$= \frac{0.7C_{LOAD} \left( R_{eqp}L + 2R_{eqn}L \right)}{W}$$
$$W = \frac{0.7C_{LOAD} \left( R_{eqp}L + 2R_{eqn}L \right)}{t_{P}} = \frac{0.7 \left( 100 \Box 0^{-15} \right) \left( \left( 30 \Box 0^{3} \right) (0.1) + 2 \left( 12.5 \Box 0^{3} \right) (0.1) \right)}{400 \Box 0^{-12}}$$
$$\approx 1 \mu m$$