## Homework Assignment No. 11

Due on Wednesday, April 13, 2005
1.) Problem $P 7.15$ of the text
[Ans: a.) $\left.V_{x}=V_{D D^{-}} V_{T}\right]$.
2.) Problem P8.4 of the text.
[Ans. $\mathrm{W}_{1}=\mathrm{W}_{2}=0.4 \mu \mathrm{~m}$ and $\mathrm{W}_{3}=\mathrm{W}_{4}=\mathrm{W}_{5}=\mathrm{W}_{6}=0.75 \mu \mathrm{~m}$ (I think, the answers are not obvious from the solutions)]
3.) Problem P.8.7 of the text.
4.) Problem P8.8 of the text.
[Ans: (a) $I_{S S}=90 \mu \mathrm{~A}$ (b) $W / L=2$, (d) $W / L=1.7$ and (d) $W / L=0.8$ ]
5.) For the logic circuit shown below, assume that the transmission gates are all $4 \lambda: 2 \lambda$ and that the inverters driving the transmission gates have PMOS transistors that are $8 \lambda: 2 \lambda$, and NMOS transistors that are $4 \lambda: 2 \lambda$, where $\lambda=$ $0.1 \mu \mathrm{~m}$. The output inverter is to drive a 50 fF load. The output inverter is 4 times larger than the input inverters.
(a.) Write the logic expression for the output function in terms of $A, B$, sel, and selB.
(b.) Draw an equivalent $R C$ circuit model for the path from $A$ to $C$ assuming that the sel signal is high. Write down the individual contributions for each resistance and capacitance and place the total values at the appropriate nodes.
(c.) Find the Elmore delay from $A$ to $C$.

