

**Homework No. 13 – Solutions**Problem 1 – P10.11

The following numbers are used in this problem:

0.18 um numbers

$$R_{sq} = 27 \text{ m}\Omega/\text{sq}$$

$$W_{wire} = 0.4 \text{ um}$$

$$R_{int} = 67.5 \text{ m}\Omega/\text{um}$$

$$C_{int} = 0.2 \text{ fF/um}$$

0.13 um numbers

$$R_{sq} = 21 \text{ m}\Omega/\text{sq}$$

$$W_{wire} = 0.2 \text{ um}$$

$$R_{int} = 105 \text{ m}\Omega/\text{um}$$

$$C_{int} = 0.2 \text{ fF/um}$$

The number of repeaters required in 0.18 um technology:

$$N = \sqrt{[(R_{int}C_{int}L^2/2)/(R_{eqn}(C_J + C_G)(1 + B))]} = 5.47 \approx \mathbf{5}$$

The number of repeaters required in 0.13 um technology:

$$N = \sqrt{[(R_{int}C_{int}L^2/2)/(R_{eqn}(C_J + C_G)(1 + B))]} = 9.67 \approx \mathbf{10}$$

Therefore, for long wires we need approximately double the number of buffers in 0.13 um technology as we do in 0.18 um technology.

Problem 2 – P11.2a

a) Assuming that the 16 switching inverters are all located at the end of the power bus, which is the worst-case scenario, the worst-case voltage drop at the far end of the power bus can be found.

The power bus has a total resistance of:


$$R_{wire} = R_{sq}(L/W) = 54 \text{ m}\Omega/\text{sq} (400/0.4) = 54 \text{ }\Omega$$

$$\text{The resistance between switching inverters is } = 54 \text{ }\Omega/16 = 3.4 \text{ }\Omega$$

Assuming that the inverters are of minimum length (0.2 um), and have an NMOS width of 1 um, the current through each inverter is:

$$I_{on} = 550 \text{ uA/um} \times 1 \text{ um} = 550 \text{ uA}$$

Since there are 16 of these switching inverters in parallel, we can assume that the following circuit exists.

Problem 2 - Continued

Therefore, the total current drawn from the power supply is:

$$I = 16 \times 550\mu\text{A} = 8.8\text{mA}$$

Assuming simultaneous switching, the voltage drop due to the inductor is:

$$V_{\text{drop1}} = L di/dt = 2\text{ nH} (8.8\text{ mA} / 100\text{ ps}) = \mathbf{0.176\text{ V}}$$

The voltage drop at the far end due to the IR drop is based on different levels of voltage drop across each resistor due to the current source arrangement shown above. The voltage drop at the far end is:

$$V_{\text{drop2}} = I (1 + 2 + 3 + 4 + \dots + 16) 3.4\Omega = 550\mu\text{A} \times (16)(17)/2 \times 3.4\Omega = \mathbf{0.254\text{ V}}$$

The total drop is  $V_{\text{drop}} = V_{\text{drop1}} + V_{\text{drop2}} = \mathbf{0.430\text{ V}}$

This voltage drop is too large to ensure reliable operation of the circuit, therefore something must be done to reduce this problem (which is the subject of parts b and c).

Problem 3 – P11.10

A 10mm m5 wire in 0.18 $\mu\text{m}$  technology has parasitic as follows

(Data from Assignment 2)

- $C_{\text{wire}} = 10,000\mu\text{m} \times 0.1\text{fF}/\mu\text{m} = 1\text{pF}$
- $C_{\text{int}} = 0.1\text{fF}/\mu\text{m}$
- $R_{\text{wire}} = (10,000\mu\text{m}/0.4\mu\text{m}) \times 27\text{m}\Omega = 675\Omega$
- $R_{\text{int}} = 67.5\text{m}\Omega/\square$
- $C_G = C_g W = 2\text{fF}/\mu\text{m} \times 2 \times 0.2\mu\text{m} = 0.4\text{fF}$
- $C_j = C_{\text{eff}} W = 1\text{fF}/\mu\text{m} \times 0.2\mu\text{m} = 0.2\text{fF}$

The circuit setup will constitute a chain of inverters driving a long wire with buffers inserted to reduce delay.




Figure 11.10(a)

Problem 3 - Continued

Analysis will proceed in two steps:

- Buffer Insertion Design
- Chain of Inverters Design (Logical Effort)

**Buffer Insertion Design**

First the inserted buffers will be designed to optimize delay.

Number of stages is given by the equation:

$$\begin{aligned} N &= \sqrt{\frac{R_{\text{int}} C_{\text{int}} L^2 / 2}{R_{\text{eqn}} (C_G + C_J) \beta}} \\ &= \sqrt{\frac{67.5 \times 0.1 \times 10000^2 / 2}{12.5e3 \times (0.4 + 0.2) \beta}} \\ &= 3.87 \rightarrow 4 \text{ segments} \end{aligned}$$

So the wire is divided into 4 segments for buffer insertion.

Size of the buffers to insert:

$$\begin{aligned} M &= \sqrt{\frac{R_{\text{eqn}} C_{\text{int}}}{C_G (1 + \beta) R_{\text{int}}}} \\ &= \sqrt{\frac{12.5e3 \times 0.1}{0.4 \times (1 + 2) \times 67.5e-3}} \\ &= 124.2 \end{aligned}$$


As calculated, the buffers being inserted into the line will be 124 times the minimum buffer size. In order to drive such a large buffer, a chain of inverters will be required.

Therefore, use FO4 inverters as follows: 2x -> 8x -> 32x -> 124x.

The delay for the first three stages is 3 x 75ps = **225ps**.

**Buffer & Wire Delay**

Buffer insertion results in 4 wire segments driven by large buffers. The model is shown in figure below:



**Figure 11.10(d)**

Using Elmore  $t_{\text{segment}}$  can be calculated.

$$\begin{aligned} t_{\text{segment}} &= \frac{R_{\text{eqn}}}{M} \left( C_J M (1 + B) + \frac{C_{\text{int}} L}{2N} \right) + \left( \frac{R_{\text{eqn}}}{M} + \frac{R_{\text{int}} L}{M} \right) \left( C_G M (1 + B) + \frac{C_{\text{int}} L}{2N} \right) \\ &= \frac{12.5k}{124} \left( 0.2f(3) + \frac{0.1f(10000)}{2(4)} \right) + \left( \frac{12.5k}{124} + \frac{67.5m(10000)}{4} \right) \left( 0.4f(124)(3) + \frac{0.1f(10000)}{2(4)} \right) \\ &= 93.8 \text{ ps} \end{aligned}$$

Problem 3 - Continued

The results of the Elmore calculation indicate that

$$t_{\text{segment}} = 93.8\text{ps}$$


Since there are 4 segments, the total delay through all the wire segments is

$$t_{\text{totalwiresegments}} = 4 \times 93.8\text{ps} = \mathbf{375.2\text{ps}}$$

Total Delay through the circuit is:

$$t_{\text{chain delay}} + t_{\text{totalwiresegments}} = 225\text{ps} + 375\text{ps} = \mathbf{600\text{ps}}$$

As shown in Figure 11.10(e), spice measurements indicate a delay of 572ps,.



**Figure 11.10(e) – Entire circuit input to output delay**

This is a difference of 5%. This exercise demonstrates that hand calculations for are quite accurate in comparison to spice.