

Exam #1 - Friday, Feb. 11 - Closed book (Study Guide for Exam 1)  
 Problem Session?

### Temperature Effects of the MOSFET

$$i_{DS} = \frac{(KP)}{2} \cdot \frac{W}{L} (N_{GS} - V_T)^2$$

1.) Mobility (KP):

$$\mu(T) = \mu_0 \left( \frac{T}{T_0} \right)^{-1.5} \quad KP(T) = KP \left( \frac{T}{T_0} \right)^{-1.5}$$


$\mu_0 = \mu(T_0)$   
 $\leftarrow 300^\circ\text{K}$

2.) Threshold voltage:

$$V_T(T) = V_T(T_0) + \alpha(T - T_0) + \beta(T - T_0)^2 + \dots$$

$$V_T(T) \approx V_T(T_0) + \alpha(T - T_0)$$

$$\alpha = -2 \frac{\text{mV}}{^\circ\text{C}} \text{ to } -3 \frac{\text{mV}}{^\circ\text{C}} \text{ for NMOS}$$



3.) Subthreshold


Since the current is now controlled by minority carrier concentration, it is strongly dependent on  $n_i$ .

$$\therefore n_i(T) = 1.45 \times 10^{16} \left( \frac{T}{300^\circ\text{K}} \right)^{1.5} \exp \left[ \frac{1.12}{0.0516} - \frac{E_g(T)}{2V_T} \right]$$

$$i_{DS}(T) \propto T$$

Voltage Limitations

1.) Hot carrier effect (HCE) - LDD reduces the electric field which in turn reduces the HCE.




2.) Voltage Breakdown

a.) PN junction ( $BV \propto \frac{1}{\text{Doping}}$ )

b.) Oxide breakdown  $\rightarrow V_{DD}(\text{max}) \approx 10 \times L_{\text{min}}$

c.) Punch thru




### 3.) Electrical Overstress (EOS)

- a.) Electrostatic discharge
- b.) Metal migration
- c.) Antenna ~~inductor~~ effect


#### ESD -

Large static voltages applied momentarily to a circuit.



### 4.) Latchup

#### Silicon Controlled Rectifier (SCR)



Latchup occurs when the loop gain  $> 1$