



4.2 $V_{OL} = ?$ ii.


$$V_{OUT} = V_{SB} = V_{OH} = V_{TO} + r \sqrt{V_{OH} + 2\phi_f} - r \sqrt{2\phi_f}$$

ACTIVE LOAD INVERTERS

Saturated, Enhancement Load Inverter



Voltage Transfer Curve - N_{OUT}



$$V_{TL} = V_{TO} + r \sqrt{V_{SB} + 2\phi_f} - r \sqrt{2\phi_f}$$

\uparrow
 N_{OUT}

ML is always saturated (cutoff)
MI ?

$$V_{DS} > V_{DS}(\text{sat}) = V_{GS} - V_T$$

$$N_{DS} = N_{GS} - V_T$$

$$N_{OUT} = N_{IN} - V_T$$



To find V_{IL} : Assume MI sat & ML sat. V_{out} is small

V_{OH} , V_{OL} and V_{IH} and V_{IL} are challenging

General approach:

- 1.) Identify states of the MOSFETS
- 2.) Equate currents
- 3.) Solve for V_{OH} (V_{OL})

Linear, Enhancement, Load Inverter




More gain compared to Sat., enh. load inverter

Disadvantages -

- 1.) $V_{GG} \gg V_{DD}$
- 2.) Chip area is required for V_{GG}
- 3.) $K_R = \frac{(W/L)_E}{(W/L)_L}$ $K_R(lin) > K_R(sat)$
- 4.) DC power dissipation

CMOS INVERTER

DC Analysis of the CMOS inverter



NMOS: $N_{out} = N_{GS} - V_{TN}$

PMOS: $N_{SD} = N_{SG} - |V_{TP}| \rightarrow V_{DD} - N_{out} = V_{DD} - N_{in} - |V_{TP}|$

$N_{out} = N_{in} + |V_{TP}|$

Region	NMOS	PMOS
I	Cutoff	Linear
II	Sat	Linear
III	Sat.	Sat
IV	Linear	Sat
V	Linear	Cutoff

Finding V_S (Region III)

$i_N(sat) = i_P(sat) \rightarrow \frac{W_n N_{sat} C_{ox} (N_{in} - V_{TN})^2}{(N_{in} - V_{TN}) + E_{cn} L_n} = \frac{W_p N_{sat} C_{ox} (V_{DD} - N_{in} - |V_{TP}|)^2}{(V_{DD} - N_{in} - |V_{TP}|) + E_{cp} L_p}$

Set $N_{in} = V_S$ and solve

Assuming $V_S \approx \frac{V_{DD}}{2}$ then $(N_{in} = V_S) \quad N_{in} - V_{TN} \approx \frac{V_{DD}}{2} - E_{cn} L_n$

$\frac{W_n (V_S - V_{TN})^2}{E_{cn} L_n} \approx \frac{W_p (V_{DD} - V_S - |V_{TP}|)^2}{E_{cp} L_p} \quad L_p = L_n$

$V_S = \frac{V_{DD} - |V_{TP}| + \chi V_{TN}}{1 + \chi} \quad \chi = \sqrt{\frac{E_{cp} W_n}{E_{cn} W_p}} = \sqrt{\frac{\mu_n W_n}{\mu_p W_p}}$