



Pseudo-NMOS Inverters



$V_{OH} = V_{DD}$
 $V_{OL} = ?$



$V_{OL} = ? \quad I_{D(sat)} = I_{N(sat)} = \text{Fixed Value}$

$$I_{D(sat)} = \frac{W_N}{L_N} \frac{\mu_n C_{ox}}{\left(1 + \frac{V_{OL}}{E_{CN} L_N}\right)} \left[(V_{DD} - V_{TN})(V_{OL}) - \frac{V_{OL}^2}{2} \right]$$


Assume $V_{OL} < 1$

$$I_{D(sat)} \approx \frac{W_N}{L_N} \left(\frac{\mu_n C_{ox}}{1} \right) (V_{DD} - V_{TN}) V_{OL} = k_N (V_{DD} - V_{TN}) V_{OL}$$

$$V_{OL} \approx \frac{I_{D(sat)}}{k_N (V_{DD} - V_{TN})} \quad k_N = \mu_n C_{ox} \frac{W_N}{L_N}$$


Sizing Inverters

Pull down:




$$V_{OUT} = V_{DD} e^{-t/R_N C_L}$$

Pull up:



$$V_{OUT} = V_{DD} (1 - e^{-t/R_P C_L})$$



Example 4.9 - Sizing CMOS and Pseudo-NMOS Inverters

Size the CMOS & pseudo-NMOS inverters using 0.13 μm technology if $C_L = 50\text{fF}$. (See text for process data)


For the CMOS inverter: $t_{PHL} = t_{PLH} \leq 50\text{ps}$, $V_{OH} = 1.2\text{V}$, $V_{OL} = 0\text{V}$

For the pseudo-NMOS inverter: $t_{PHL} \leq 50\text{ps}$, $V_{OH} = 1.2\text{V}$, $V_{OL} = 0.1\text{V}$

1.) CMOS (speed is highest priority)

$$t = 0.7 R_{\text{eff}} C_L = 50\text{ps} \rightarrow R_{\text{eff}} = 1.4\text{k}\Omega$$

From simulation of the CMOS technology we find that eq. on resistance for a NMOS $\approx 12.5\text{k}\Omega/\square$ and for PMOS $\approx 30\text{k}\Omega/\square = R_{\text{eqn}}$.



$$R_N = 12.5\text{k}\Omega \frac{L}{W}$$

$$R_P = 30\text{k}\Omega \frac{L}{W}$$

$$R_N = R_{\text{eqn}} \left(\frac{L_N}{W_N} \right) = 12.5\text{k}\Omega \left(\frac{L_N}{W_N} \right) = 1.4\text{k}\Omega \Rightarrow \frac{W_N}{L_N} = 8.75$$

and

$$R_P = R_{\text{eqn}} \left(\frac{L_P}{W_P} \right) = 30\text{k}\Omega \left(\frac{L_P}{W_P} \right) = 1.4\text{k}\Omega \Rightarrow \frac{W_P}{L_P} = 21$$

2.) Pseudo-NMOS ($V_{OL} = 0.1\text{V}$ is the priority)

$$\frac{W_P N_{\text{sat}} C_{\text{ox}} (V_{\text{DD}} - |V_{\text{TP}}|)^2}{(V_{\text{DD}} - |V_{\text{TP}}|) + E_{\text{CP}} L_P} = \frac{W_N}{L_N} \left(\frac{\mu_n C_{\text{ox}}}{1 + \frac{V_{\text{OL}}}{E_{\text{CN}} L_N}} \right) \left[(V_{\text{DD}} - V_{\text{TN}}) V_{\text{OL}} - \frac{V_{\text{OL}}^2}{2} \right]$$

Let the NMOS $\frac{W_N}{L_N}$ be 8.75: only unknown is W_P

$$2.56 W_P = 176 \times 10^{-6} \rightarrow W_P = 0.66\text{ }\mu\text{m}$$


$$t_{\text{PLH}}: R_{\text{eqn}} \times \frac{0.1}{0.66} = 4.54\text{k}\Omega \rightarrow t_{\text{PLH}} = (4.54\text{k}\Omega)(50\text{fF})(0.7)$$

$$= 227\text{ps} \quad (50\text{ps})$$


H

CHAP 5 - CMOS GATE CIRCUITS

2-input NOR gate:




2-input NAND gate:



Basic Gate Sizing

All sizing will be based on the device sizes shown in the CMOS inverter




$L_p = L_n = L$
 $M_n \approx 2M_p$

Worst Case Gate Sizing


(Do from a speed viewpoint)

Assume that when V_{GS} or $|V_{SG}| = V_{DD}$, $R_{MOS} \approx 0$
 and when V_{GS} or $|V_{SG}| = 0$, $R_{MOS} \approx \infty$


2 input NAND:



2 input NOR:





Effective Resistance for Series transistors-



Example 5.1

Determine the device sizes for a 3-input NAND & NOR gate




Fan-in and Fan-Out


Too many inputs cause too much area.

Fan-in:

1.)




DeMorgan's equivalents



2.) AND8

NAND4-INV-NAND2-INV



NAND2-NOR2-NAND2-INV

