

Power Dissipation in CMOS Gates



Fast chips get hot! Power Dissipation is a big deal now!

Types of Power:

Dynamic : Cap. Switching , short-ckt , & glitches

static : Leakage current and PC standby power

Dynamic (switching) Power:



• Energy delivered by V_{DD} is:

$$W = \int_0^{\infty} p(t) dt = \int_0^{\infty} v(t) i(t) dt = \int_0^{\infty} V_{DD} \left(C_L \frac{dv}{dt} \right) dt$$

$$= C_L V_{DD}^2$$

• In charging C_L , Energy stored:

$$\int_0^{\infty} v \left(C_L \frac{dv}{dt} \right) dt = \int_0^{V_{DD}} C_L v dv = \frac{1}{2} C_L V_{DD}^2$$

|| Hence, in charging C_L

$$C_L V_{DD}^2 - \frac{1}{2} C_L V_{DD}^2 = \frac{1}{2} C_L V_{DD}^2$$

Dissipated by R_p

• Now in discharging C_L via R_n

Similar argument $\Rightarrow \frac{1}{2} C_L V_{DD}^2$ dissipated by R_n

\Rightarrow Thus in one complete cycle (charging & discharging)


The total energy delivered by V_{DD} is $C_L V_{DD}^2$

$$\Rightarrow P_{\text{switching}} = (C_L V_{DD}^2) f_{\text{avg}} = (C_L V_{DD}^2) \alpha_{0 \rightarrow 1} f_{\text{clk}}$$


where $\alpha_{0 \rightarrow 1} = \frac{f_{\text{avg}}}{f_{\text{clk}}} = \frac{(\text{No. of toggles}/2)}{\text{No. of clock cycle}}$

is the activity factor

Dynamic Short Circuit Power



or another way,



One interesting observation:
 $V_{TN} < V_{in} < V_{DD} - |V_{TP}|$ for both on. What if
 $V_{DD} \leq V_{TN} + |V_{TP}|$?
 Tune back later.

Let $\Delta t_{sc} = \Delta t_{scr} + \Delta t_{scf}$

$\therefore P_{sc} = I_{sc} V_{DD} = \frac{\Delta t_{sc}}{T} I_{sc}(\text{aver.}) V_{DD} = \Delta t_{sc} I_{sc}(\text{aver.}) V_{DD} f_{clk}$

Let $I_{sc}(\text{aver.}) = C \frac{dv}{dt} = C \frac{V_{DD}}{\Delta t_{sc}} \rightarrow P_{sc} = C_{sc} V_{DD}^2 f_{clk}$

Define a switching activity factor $\alpha_{sc} = \frac{C_{sc}}{C_L}$

$\therefore P_{sc} = \alpha_{sc} C_L V_{DD}^2 f_{clk}$

Thus, $P_{dynamic} = P_{switching} + P_{sc} = \alpha_{sw} C_L V_{DD}^2 f_{clk} + \alpha_{sc} C_L V_{DD}^2 f_{clk}$
 $= \alpha C_L V_{DD}^2 f_{clk}$

(Tradeoff occurs between the dynamic power of the previous gate and the short circuit power of the next gate)

Glitch Power

A glitch is an undesired switching of the output and adds to the switching power

See example 5.7.

Static Power

Sources:

1.) Subthreshold -
$$I_{sub} = I_s \exp\left[\frac{q(V_{GS} - V_T - V_{offset})}{m k T}\right] \left[1 - \exp\left(\frac{-q V_{DS}}{k T}\right)\right]$$

2.) pn junction -
$$I_{pn} = I_0 \left[\exp\left(\frac{q V_{BS}}{A T}\right) - 1\right], \quad I_0 = A J_s$$

$$P_{static} = (I_{sub} + I_{pn}) V_{DD} = I_{leak} V_{DD}$$

Pseudo-NMOS logic:

This logic has a current flow, I_{DC} , when $V_{out} = V_{OL}$.

$$\therefore P_{DC} = I_{DC} V_{DD}$$

Complete Power

CMOS:
$$P = \alpha C V_{DD}^2 f_{clk} + I_{leak} V_{DD}$$

Pseudo-NMOS:
$$P = \alpha C V_{DD}^2 f_{clk} + I_{leak} V_{DD} + I_{DC} V_{DD}$$

Power and Delay Tradeoffs

Power-delay product:

$$PDP = P_{avg} \cdot t_p = (C V_{DD}^2 f_{clk}) \left(\frac{1}{2 f_{clk}}\right) = \frac{C V_{DD}^2}{2} \quad (\text{Energy})$$

Good metric but difficult to compare design with.

Energy-delay product:

$$EDP = PDP \times t_p$$

$$\therefore EDP = \frac{C^2 V_{DD}^3}{2 K_2 (V_{DD} - V_T)}$$

$$t_p = \frac{C \Delta V}{I} = \frac{C \Delta V}{I_{sat.}} = \frac{C V_{DD}}{K_2 (V_{DD} - V_T)}$$

 $K_2 = \text{constant that depends on device sizes}$ Optimum w.r.t V_{DD} :

$$\frac{\partial EDP}{\partial V_{DD}} = 0 \rightarrow V_{DD}^{(opt.)} = V_{DD}^* = \frac{3}{2} V_T$$