


HIGH-SPEED CMOS LOGIC DESIGN (Chap. 6)Introduction

Goal: Maximize the speed of a circuit while minimizing the area and power dissipation

speed - propagation delay is the time from the 50% point of the input to the 50% point of the output.  
(can be negative  $\Rightarrow$  input rise/fall  $<$  output rise/fall)

Switching Time Analysis for a CMOS Gate

Goal: To size the transistors for a given delay given  $C_L$ .



What is  $I_{LH}$  and  $I_{HL}$ ?

1.)  $I_{LH}$  -

$$V_{Dsat} = \frac{(V_{GS} - V_T) E_L}{(V_{GS} - V_T) + E_L} \xrightarrow{0.13 \mu m} V_{Dsat} = \frac{(V_{DD} - V_T) E_L}{(V_{DD} - V_T) + E_L}$$

$\circ$  PMOS is in saturation  $\leftarrow V_{Dsat} = \frac{(1.2 - 0.4)(2.4)}{(1.2 - 0.4) + 2.4} = 0.6V$

and  $I_{LH} = (I_{Dsat})_p \Rightarrow t_{PLH} = \frac{C_L V_{DD}}{2 (I_{Dsat})_p}$

Previously,  $t_{PLH} = 0.7 R_p C_L$

$$R_p = \frac{V_{DD}/2}{0.7 (I_{Dsat})_p}$$

2.)  $I_{HL}$

$$V_{Dsat} = \frac{(1.2 - 0.4) 0.6}{(1.2 - 0.4) + 0.6} = 0.34V \Rightarrow \text{NMOS is in saturation}$$

$\circ$   $I_{HL} = (I_{Dsat})_n \Rightarrow t_{PHL} = \frac{C_L V_{DD}}{2 (I_{Dsat})_n}$

Previously,  $t_{PHL} = 0.7 R_n C_L$

$$R_n = \frac{V_{DD}/2}{0.7 (I_{Dsat})_n}$$

Example 6.1

Using 0.13um technology, find  $R_{eqn}$  and  $R_{eqp}$ . ( $W_N = W_P = 0.1um$ )

NMOS:

$$I_{Dsat} = \frac{W_N \mu_{sat} C_{ox} (V_{DD} - V_{TN})^2}{(V_{DD} - V_{TN}) + E_{cN} L_N} = \frac{(0.1 \times 10^{-4}) (8 \times 10^6) (1.6 \times 10^{-6}) (1.2 - 0.4)^2}{(1.2 - 0.4) + 0.6} = 58.5 \mu A$$

$$\therefore R_{eqn} = R_N = \frac{1.2/2}{0.7(58.5 \mu A)} = 14.65 k\Omega \quad (R_{eqn} \approx 125 k\Omega/\square)$$


PMOS:

$$I_{Dsat} = \frac{W_P \mu_{sat} C_{ox} (V_{DD} - |V_{TP}|)^2}{(V_{DD} - |V_{TP}|) + E_{cP} L_P} = \frac{(0.1 \times 10^{-4}) (8 \times 10^6) (1.6 \times 10^{-6}) (1.2 - 0.4)^2}{(1.2 - 0.4) + 2.4} = 26 \mu A$$





$$\therefore R_{eqp} = R_P = \frac{1.2/2}{0.7(26 \mu A)} = 32.97 k\Omega \quad (R_{eqp} \approx 30 k\Omega/\square)$$

Logic Gate Sizing Including Velocity Saturation Effects

No velocity saturation:




Compare the sinking current of the following two circuits assuming velocity saturation -




$I_{12}$  would be  $< I_0$  if square law

Logic Gate Sizing Including Velocity Sat. Effects - Cont'd

∴ For stacked devices with velocity saturation to produce the same current as a single transistor, scale the  $\frac{W}{L}$  ratio by  $\frac{1}{1.2} \approx 0.8$ .



Load Capacitance Calculation



$$C_L = C_{self} + C_{wire} + C_{fanout}$$

Fanout Capacitance

$$C_{fanout} = \sum C_G =$$

$$C_G = C_{Gn} + 2C_{OL} + C_{Gp} + 2C_{OL}$$

$$= C_{ox}W_nL + 2C_{ox}W_n + C_{ox}W_pL + 2C_{ox}W_p$$

$$= (C_{ox}L + 2C_{ox})(W_n + W_p)$$

$$= C_g(W_n + W_p)$$

$$C_g = C_{ox}L + 2C_{ox}$$

$$= (1.6 \times 10^{-6} \text{ F/cm}^2)(0.1 \mu\text{m})$$

$$+ 2(0.25 \text{ fF}/\mu\text{m}) \approx 2 \text{ fF}/\mu\text{m}$$

$$\Rightarrow C_G = (2 \text{ fF}/\mu\text{m})(W_n + W_p)$$

$$\Rightarrow C_{fanout} = \sum C_G = (n)(C_G) \quad \text{for } n \text{ identical inverters}$$

$$= (2 \text{ fF}/\mu\text{m})(\underbrace{W_{p1} + W_{n1}}_{1st \text{ inv.}} + \underbrace{W_{p2} + W_{n2}}_{2nd \text{ inv.}} + \dots)$$

