



P5.11



Dynamic Power -

$$P_{dyn} = C V_{DD}^2 f$$

Signal swing



$$P_{switching} = C_L \Delta V_{swing} f V_{DD}$$

$$= C (V_{DD} - V_{TN}) V_{DD} f$$

Lecture 2/21 - 2/25

Complex gates

Flip flops


Power dissipation in CMOS gates

Types of Power


Dynamic - capacitor charging & discharging, short-cts, glitches

Static - dc & leakage


Dynamic (Switching) Power



i.) Input high → low



2.) Input low \rightarrow high



$$I_D(\text{aver}) = C \frac{dv}{dt} = C_L \frac{\Delta V_{\text{swing}}}{\Delta t} = C_L V_{DD} f_{\text{aver}}$$

$$\text{where } f_{\text{aver}} = \frac{1}{\Delta t}$$

$$P_{\text{switching}} = I_D(\text{aver}) V_{DD} = C_L V_{DD}^2 f_{\text{aver}} = \alpha_{0+1} C_L V_{DD}^2 f_{\text{clk}}$$

$$\text{where } \alpha_{0+1} = \frac{f_{\text{aver}}}{f_{\text{clk}}} = \frac{\text{Toggle}/2}{\text{No. clock cycles}} = \frac{4/2}{8} = \frac{1}{4} \text{ for}$$

the above example


Example 5.6

Compute the switching power for a CMOS inverter with $C_L = 50 \text{ fF}$ and $f_{\text{aver}} = 250 \text{ MHz}$. Let $V_{DD} = 1.8 \text{ V}$.


$$P = CV^2f = (50 \times 10^{-15})(1.8)^2(250 \times 10^6) = 40.5 \mu\text{W}$$

(Simulation gives $46.3 \mu\text{W}$)

Dynamic Short Circuit Power



Another way of looking at the I_{sc} :



$$\text{Let } \Delta t_{sc} = \Delta t_{sc1} + \Delta t_{sc2}$$

$$P_{sc} = I_{sc} V_{DD} = \frac{\Delta t_{sc}}{T} \times I_{sc(\text{aver})} V_{DD} = \Delta t_{sc} I_{sc(\text{aver})} V_{DD} f$$

$$I_{sc(\text{aver})} = \frac{C_{sc}}{\Delta t_{sc}} = C_{sc} \frac{V_{DD}}{\Delta t_{sc}}$$

$$P_{sc} = \frac{C_{sc} V_{DD}}{\Delta t_{sc}} \cdot \Delta t_{sc} V_{DD} f = C_{sc} V_{DD}^2 f = \alpha_{sc} V_{DD}^2 C_L f$$

$$\text{where } \alpha_{sc} = \frac{C_{sc}}{C_L} \quad \underline{P_{sc} = \alpha_{sc} V_{DD}^2 C_L f}$$

$$\underline{P_{\text{dynamic}} = P_{\text{switching}} + P_{sc} = (\alpha_{sw} + \alpha_{sc}) V_{DD}^2 C_L f = \alpha V_{DD}^2 C_L f}$$

(There can be a tradeoff between switching and SC power)

Glitch power -

A glitch is an undesired switching of the output and adds to the power.


Static Power

Sources :


1.) Subthreshold

$$I_{sub} = I_s \exp\left[\frac{q(V_{GS} - V_T - V_{off})}{n k T}\right] \left[1 - \exp\left(-\frac{q V_{DS}}{k T}\right)\right]$$

$$I_{sub} \propto \exp\left[\frac{q(V_{GS} - V_T)}{n k T}\right]$$



2.) PN junction leakage



$$I_{PN} = I_0 \left[\exp\left(\frac{q V_{GS}}{A T}\right) - 1 \right]$$

Reverse biased $I_{PN} \approx -I_0$


Static Power = $P_{static} = \underbrace{(I_{sub} + I_{PN})}_{I_{leak}} V_{DD} \rightarrow 0$

Pseudo-NMOS logic:

This logic has dc flow when $V_{out} = V_{OL}$.

$$\therefore P_{DC} = I_{DC} V_{DD}$$

Complete power:



CMOS - $P = \alpha C V_{DD}^2 f_{clk} + V_{DD} I_{leak}$

Pseudo-NMOS - $P = \alpha C V_{DD}^2 f_{clk} + V_{DD} (I_{leak} + I_{DC})$

Power & Delay Tradeoff

Power x Delay = PDP and is a constant

$$PDP = P_{aver} t_p = (C V_{DD}^2 f_{clk}) \left(\frac{1}{2 f_{clk}}\right) = \frac{1}{2} C V_{DD}^2 \text{ (energy)}$$