


Homework #7 postponed until Friday (3/4/05)

Exam #2 3/11/05

Dr. Sengupta will lecture on Friday

CHAPTER 6 - HIGH-SPEED CMOS LOGIC DESIGN

Overview:




Goal of Chap. 6

Maximize the speed of a logic circuit while minimizing the power and area.

Speed => Propagation delay time

Switching Time Analysis for a CMOS gate



What are I_{LH} and I_{HL} ?

1.) I_{LH}

$$V_{dsat} = \frac{(V_{gs} - V_t) E_c L}{(V_{gs} - V_t) + E_c L} \xrightarrow{0.13 \mu m} V_{dsat} = \frac{(1.2 - 0.4)(2A)}{(1.2 - 0.4) + 2.4} = 0.6$$

∴ PMOS is in saturation $\rightarrow I_{LH} = (I_{dsat})_p$

$$t_{pLH} = \frac{C_L V_{DD}}{2 (I_{dsat})_p} = 0.7 R_p C_L \rightarrow R_p = \frac{V_{DD}/2}{0.7 (I_{dsat})_p}$$

2.) I_{HL}

$$V_{Dsat} = \frac{(1.2 - 0.4)(0.6)}{(1.2 - 0.4) + 0.6} = 0.34V \rightarrow \text{NMOS saturated}$$

$$t_{PHL} = \frac{C_L V_{DD}}{2(I_{Dsat})_n} = 0.7 R_N C_L \rightarrow R_N = \frac{V_{DD}/2}{0.7(I_{Dsat})_n}$$

Ex. 6.1

Using 0.13um technology, find R_{eqn} and R_{eqp} ($W_N = W_P = 0.1um$)
($L = 0.1um$)

NMOS:

$$I_{Dsat} = \frac{W_N \mu_{sat} C_{ox} (V_{DD} - V_{TN})^2}{(V_{DD} - V_{TN}) + E_{CN} L} = \frac{(0.1 \times 10^{-4})(5 \times 10^6)(1.6 \times 10^{-6})(1.2 - 0.4)^2}{(1.2 - 0.4) + 0.6}$$

$$= 58.5 \mu A$$

$$R_{eqn} = R_N = \frac{V_{DD}/2}{0.7(I_{Dsat})_n} = \frac{0.6}{0.7(58.5 \mu A)} = 14.65 k\Omega$$

Further examination shows that in general $R_{eqn} \approx 12.5 k\Omega/\square$


PMOS:

$$I_{Dsat} = \frac{(0.1 \times 10^{-4})(5 \times 10^6)(1.6 \times 10^{-6})(1.2 - 0.4)^2}{(1.2 - 0.4) + 2.4} = 26 \mu A$$


$$R_{eqp} = R_P = \frac{V_{DD}/2}{0.7(I_{Dsat})_p} = 32.97 k\Omega \rightarrow R_{eqp} \approx 30 k\Omega/\square$$

Logic Gate Sizing Including Velocity Sat. Effects

Normally -




Velocity saturation effects -




Because of velocity sat $I_{12} \approx 1.2 I_0$

For stacked devices with velocity saturation, to produce the same current as a single transistor, scale the W/L ratio by $\frac{1}{1.2} \approx 0.8$

For stacked transistor with velocity saturation -



Find C_{FO} and C_{self} - Load capacitance calculation



$$C_L = C_{self} + C_{wire} + C_{fanout}$$

Fanout Capacitance

$$\begin{aligned}
 C_G &= C_{Gn} + 2C_{OL} + C_{Gp} + 2C_{OL} \\
 &= C_{ox} W_N L + 2C_{ol} W_n + C_{ox} W_p L + 2C_{ol} W_p \\
 &= (C_{ox} + 2C_{ol})(W_n + W_p) \\
 &= \left[1.6 \frac{\mu F}{\mu m} + 2 \cdot 0.25 \frac{fF}{\mu m} \right] (W_n + W_p) \\
 &= (2 \text{ fF}/\mu m) (W_n + W_p)
 \end{aligned}$$




∴ $C_G = C_g (W_n + W_p)$ $C_g \approx 2 \text{ fF}/\mu m$

SPICE gives
2.2 fF/μm

∴ $C_{fanout} = \sum C_G = n C_G = n C_g (W_n + W_p)$
 $= C_g (W_{n1} + W_{p1} + W_{n2} + W_{p2} + \dots)$



Self Capacitance



$$\begin{aligned}
 C_{self} &= C_{DBn} + C_{DBp} + 2C_{OL} + 2C_{OL} \\
 &= (C_g + 2C_{ol})(W_n + W_p) \\
 &\quad \underbrace{\hspace{10em}}_{1 \text{ fF}/\mu m}
 \end{aligned}$$

$C_{self} = 1 \text{ fF}/\mu m$

SACE
0.7 ↑
0.8 ↓