



Capacitance of NOR2





Worst case

$$\begin{aligned}
 C_{load} = C_{self} &= \underbrace{(C_{DB1} + C_{DB2})}_{\text{shared}} + C_{DB3} + \underbrace{(C_{SB3} + C_{DB4})}_{\text{shared}} \\
 &= C_{eff}(W_n) + C_{eff}(W_p) + C_{eff}(W_p) \\
 &= C_{eff} \cdot (W_n + 2W_p) = 9W \cdot (1ff/\mu m)
 \end{aligned}$$

$$C_{in} \text{ (worst case)} = C_g(W_n + W_p) = 5W C_g = 5W (2ff/\mu m)$$

NAND 3



$$C_{in}(\text{worst case}) = C_g(W_n + W_p)$$

$$= 5W C_g = 5(0.4)(2) = 4 \text{ ff.}$$


> W

$$C_{load} = C_{self} [2W_p + 3W_n] = (1 \text{ ff}/\mu\text{m}) [4W + 9W] = 13(0.4)$$

$$= 5.2 \text{ ff}$$


Switching Implications on Rates

- ① A is late, only C_L needs to be charged.
- ② B is late, both C_x and C_L need to be charged.
- ③ C is late, C_x, C_y and C_L need to be charged.




Wiring Capacitance

$C_{wire} \propto$ Length of the wire.





So far, all inputs \rightarrow Ideal step inputs



Analytical Expressions

① Ideal step input.




$$i = C \frac{dV}{dt}$$


$$i_{max} = C_L \left(\frac{\Delta V}{\Delta t} \right)$$

$$= C_L \frac{(V_{DD}/2)}{t_{PHL}}$$

$$t_{PHL} (step) = \frac{C_L \cdot (V_{DD}/2)}{i_{max}}$$



step with finite rise time



$$t_{PHL}(\text{ramp}) = \frac{t_r}{2} + t_{PHL}(\text{step})$$