


Exam #2 Solutions


Problem 1



a.)  $V_{T02} = 0.5V$  instead  $0.4V$

$V_{GG} = V_{T02} + V_{OH} = 1.7V$

b.)



$$V_{DS}(\text{sat}) = \frac{(V_{GS} - V_{TN}) E_{CNL}}{V_{GS} - V_{TN} + E_{CNL}}$$


$V_{DS1}(\text{sat}) = 0.343V$

$V_{DS2}(\text{sat}) = 0.4V$

c.)  $I_{DS1}(\text{lin}) = 278\mu A$

$I_{DS2}(\text{sat}) = 256\mu A$

Problem 2




$$V_S = \frac{V_{DD} - |V_{TP}| + X V_{TN}}{1 + X}$$


$$X = \sqrt{\frac{\mu_n W_n}{\mu_p W_p}} = 1.134$$

$V_S(48) = 0.875V$


$V_S = \frac{1}{2} V_{DD} \rightarrow \sqrt{\frac{\mu_n W_n}{\mu_p W_p}} = 1 \rightarrow \frac{W_n}{W_p} = \frac{1}{4}$



Problem 3



$$\frac{200 \text{ nm}}{1.255} \times 160 \text{ nm}$$



a.)  $V_s = 0.75 \rightarrow \lambda = 2.2 \rightarrow \lambda = \sqrt{\frac{\mu_n W_n}{\mu_p W_p}}$

$\frac{W_n}{W_p} = 1.255$   $W_n = 200 \text{ nm}$

$\therefore W_p = \frac{200 \text{ nm}}{1.255} \times 2 = 319 \text{ nm}$

b.) -----

Problem 4

NMOS:

$F = (AB + C)E$


$\bar{F} = (\bar{A} + \bar{B})\bar{C} + \bar{E}$

PMOS:

Dual of  $\bar{F} = (\bar{A}\bar{B} + \bar{C})\bar{E}$


$t_{pHL} = t_{pLH} = 50 \text{ ps} = 0.7 R_{eff} C_L$

$W = 1750 \text{ nm} = \underline{1.75 \mu\text{m}}$   $(12.5 \text{ k}\Omega \frac{L_n}{W_n})$



### Example of Computing the Optimal Gate Sizes along a Critical Path

Find the devices that optimize the delay thru the path below using logical effort concepts.



First, equalize the  $LE \times FO$  components of the delay for all gates.

$$\begin{aligned} \text{Total path effort} &= LE_{\text{NAND2}} \left( \frac{C_{j1}}{2fF} \right) LE_{\text{INV}} \left( \frac{C_{j+1}}{C_{j1}} \right) LE_{\text{NAND2}} \left( \frac{200fF}{C_{j+2}} \right) \\ &= LE_{\text{NAND2}} LE_{\text{INV}} LE_{\text{NAND2}} \left( \frac{200}{2} \right) = \left( \frac{4}{3} \right) (1) \left( \frac{5}{3} \right) (100) \\ &= 222.2 \end{aligned}$$

$$\text{Stage} = (222.2)^{1/3} = 6 = LE_{\text{gate}} FO_{\text{gate}}$$

$$\text{Normalized Delay} = D = (LE_{\text{NAND2}} \cdot FO + P_{\text{NAND2}}) + (LE_{\text{INV}} \cdot FO + P_{\text{INV}}) + (LE_{\text{NAND2}} \cdot FO + P_{\text{NAND2}})$$

$$D = (6 + P_{\text{NAND2}}) + (6 + P_{\text{INV}}) + (6 + P_{\text{NAND2}}) = 18 + \sum P_j$$

$$D = 18 + 1 + \frac{1}{2} + \frac{3}{2} = 21$$

$$\text{Minimum path delay} = 21 \tau_{\text{INV}} = 21 \times 7.5 \text{ps} = 157.5 \text{ps}$$

Working backwards we can size the gates -

$$LE_{\text{NAND2}} \left( \frac{C_{\text{out}}}{C_{j+2}} \right) = 6 \rightarrow C_{j+2} = \frac{5}{3} \times \frac{200fF}{6} = 55fF \rightarrow \begin{matrix} W_n = 55\mu\text{m} \\ W_p = 22\mu\text{m} \end{matrix}$$

$$LE_{\text{INV}} \left( \frac{C_{j+2}}{C_{j+1}} \right) = 6 \rightarrow C_{j+1} = 1 \times \frac{55fF}{6} = 9.1fF \rightarrow \begin{matrix} W_n = 1.5\mu\text{m} \\ W_p = 3\mu\text{m} \end{matrix}$$

$$LE_{\text{NAND2}} \left( \frac{C_{j+1}}{C_{\text{in}}} \right) = 6 \rightarrow C_{\text{in}} = \frac{4}{3} \times \frac{9.1fF}{6} = 2fF \rightarrow \begin{matrix} W_n = 0.5\mu\text{m} \\ W_p = 0.5\mu\text{m} \end{matrix}$$