

### Example of Path Optimization on Fig. 5.8

(a.)  $N_{and4} - Inv - N_{and2} - Inv - C_{in} = 20fF \neq C_L = 200fF$

$$D = 4 (\text{Path effort})^{1/4} + \sum \rho = 4 \left[ \left( \frac{6}{3} \right) (1) \left( \frac{4}{3} \right) (1) \right]^{1/4} + \left[ 2 + \frac{1}{2} + 1 + \frac{1}{2} \right]$$


$$= 9 + 4 = 13$$

(b.)  $N_{and2} - Inv2 - N_{and2} - Inv:$

$$D = 4 \left[ \left( \frac{4}{3} \right) \left( \frac{5}{3} \right) \left( \frac{4}{3} \right) (1) \right]^{1/4} + \left[ 1 + \frac{3}{2} + 1 + \frac{1}{2} \right] = 13.33$$

(a.) is faster than (b.)

### Branching Effort and Sideloads



For similar branches, we write that,

$$\text{Total path effort} = \prod (L \times F \times B E) = \prod (L \times B E) \times \frac{C_{load}}{C_{in}}$$

$BE$  = branching factor (no. of similar branches)

Example:

select the gate sizes,  $x$ ,  $y$  &  $z$  to minimize the delay in the path shown above.

$$\text{Logical Effort} = LE_p = \left( \frac{4}{3} \right)^3 = 2.37$$

$$\text{Electrical Effort} = FO_p = \frac{C_{load}}{C_{in}} = 4.5$$

$$\text{Branching Effort} = BE_p = (2)(3) = 6$$

$$\text{Path effort} = PE = (LE_p)(FO_p)(BE_p) = 64$$

$$\text{Optimal stage effort} = SE^* = (PE)^{1/3} = 4$$

Geometric Mean

Example - Cont'd

$$\text{Delay} = D = N(3E^*) + \text{Parasitics} = 3(4) + 3(1) = 15$$

$$\text{Using } (LE_j)(3E_j)\left(\frac{C_j+1}{C_j}\right) = 4 \rightarrow \text{Solve } C_z, C_y, C_x$$

z:

$$\left(\frac{4}{3}\right)(1)\left(\frac{4.5fF}{C_z}\right) = 4 \rightarrow C_z = \left(\frac{4}{3}\right)\left(\frac{4.5fF}{4}\right) = 1.5fF$$


y:

$$\left(\frac{4}{3}\right)(3)\left(\frac{1.5fF}{C_y}\right) = 4 \rightarrow C_y = \left(\frac{4}{3}\right)(3)\left(\frac{1.5fF}{4}\right) = 1.5fF$$

x:

$$\left(\frac{4}{3}\right)(2)\left(\frac{1.5fF}{C_x}\right) = 4 \rightarrow C_x = \left(\frac{4}{3}\right)(2)\left(\frac{1.5fF}{4}\right) = 1fF$$

Rest example follows previous examples.

Side loads

Approach:


- 1.) Solve w/o the side load
- 2.) Add the side load and remove the gates beyond the side load but including their load effects.
- 3.) Solve the sub problem and combine the two solutions.

Ex. 6.16

CHAPTER 7 - TRANSFER GATE AND DYNAMIC LOGIC DESIGN


Pass Transistors (switches)

NMOS:






$V_G$	$V_{in}$	$V_{out}$
0	0	Hi Z
0	$V_{DD}$	Hi Z
$V_{DD}$	0	0
$V_{DD}$	$V_{DD}$	$V_{DD} - V_{TN}$

PMOS:




$V_G$	$V_{in}$	$V_{out}$
0	0	$ V_{TP} $
0	$V_{DD}$	$V_{DD}$
$V_{DD}$	0	Hi Z
$V_{DD}$	$V_{DD}$	Hi Z

Three Examples:




Capacitive Feedthrough

Capacitive feedthru (clock feedthru) occurs when the clock on the gate is switching the MOS device to the hi z state



Example of Feedthru

In the circuit shown with the input at 1.2V, what is the initial value of the output when the clock (gate) is 1.2V. Estimate the final value at the output after clock goes low. Use 0.13um technology.

Solution

$$V_{TN} = 0.4 + 0.2 \sqrt{0.88 + V_{out}} - 0.2 \sqrt{V_{out}} \quad \left. \begin{array}{l} \text{Iterate to} \\ \text{get } V_{TN} = 0.483V \end{array} \right\}$$

but  $V_{out} = 1.2 - V_{TN}$

$$\therefore V_{out}(\text{initial}) = \underline{\underline{0.72V}}$$

To be continued

*AK*