Example

In the circuit shown with the input at 1.2V, what is the initial value of the output when the clock is at 1.2V?

Estimate the final value after the clock goes low. Assume 0.13 um technology.

Solution

Need to find $V_{tn}$.

1. $V_{tn} = 0.4 + 0.2\sqrt{0.88 + V_{out}} - 0.2\sqrt{0.88}$

2. $V_{out} = 1.2 - V_{tn}$

$\Rightarrow V_{out(\text{initial})} = 1.2 - 0.483V = 0.72V$

Final value = ?

$C_f = C_x \cdot L_D \cdot W_n = \left(4.6 \times 10^{-9} \text{C/um}\right) \times \left(0.1 \times 10^{-7}\right)(0.2 \times 10^{-6})$

$= 0.032 \text{F}$

$C_{quad} = C_{eff} \cdot W = 1 \text{F} \cdot \left(0.2 \text{um}\right) = 0.2 \text{F}$

$\Rightarrow V_{out(\text{final})} = 0.72 - V_{DD} \left(\frac{C_f}{C_f + C_{quad}}\right) = 0.72 - 1.2 \left(\frac{C_f}{C_f + C_{quad}}\right)$

$V_{out(\text{final})} = 0.72 - 1.2 \left(\frac{0.032}{0.232}\right) = 0.716 - 0.166 = 0.550V$
Charge Sharing

Illustration:

\[ V_{\text{total}} = C_1 V_1 + C_2 V_2 \]

\[ V_{\text{total}} = V_{\text{DC}} \left( C_1 + C_2 \right) \]

With charge conservation:

\[ C_1 V_1 + C_2 V_2 = V_{\text{DC}} \left( C_1 + C_2 \right) \Rightarrow V_{\text{DC}} = \frac{C_1 V_1 + C_2 V_2}{C_1 + C_2} \]

Examples

Compute the charge sharing effects for the following cases using 0.13um technology.

a.) \( C_1 = 100 \text{ff}, C_2 = 20 \text{ff}, V_1 = 0, \text{ and } V_2 = 1.2 \text{V} \)

\[ V_X = \frac{100 \text{ff} \cdot 0 + 20 \text{ff} \cdot 1.2 \text{V}}{120 \text{ff}} = 0.2 \text{V} \]

b.) \( C_1 = 20 \text{ff}, C_2 = 20 \text{ff}, V_1 = 0, \text{ and } V_2 = 1.2 \text{V} \)

\[ V_X = \frac{20 \text{ff} \cdot 0 + 20 \text{ff} \cdot 1.2 \text{V}}{40 \text{ff}} = 0.6 \text{V} \]

c.) \( C_1 = 20 \text{ff}, C_2 = 100 \text{ff}, V_1 = 0, \text{ and } V_2 = 1.2 \text{V} \)

\[ V_X = \frac{20 \text{ff} \cdot 0 + 100 \text{ff} \cdot 1.2 \text{V}}{120 \text{ff}} = 1 \text{V} \]

Note: \( V_X (\text{max}) = V_{\text{DD}} - V_{\text{TN}} = 0.8 \text{V} \) (Conflict)
Other Sources of Charge Loss in the MOS Switch

1. Leakage currents from the BD \& BS reverse biased pn junction.
2. Noise injection
   a) Electrostatic or electromagnetic coupling
   b) Hot carrier (impact ionisation)
   c) \alpha-\text{particles}

CMOS Transmission Gates

Advantages -
- Can transmit a high or low (wide dynamic range)
- Some cancellation in clock feed through
- Lower on resistance

Disadvantages -
- Requires more transistors and more area
- Complementary clock

Multiplexers using CMOS Transmission Gates

\[ F = AS + BS \]
XOR Gate
\[
F = \overline{AB} + A\overline{B}
\]

XNOR Gate
\[
F = \overline{AB} + AB
\]

Multiple level multiplexers

Comparing single level with multiple level:
- Multilevel has less control signal => Less inverters

Output Conflicts:
1.) Two defined path conflict

2.) No defined paths (Hi-Z state)

3.) Charge sharing

Next is the implementation of logic functions using the transmission gate.