


LAYOUT OF SRAM CELL



Example 8.3

What is the C_{word} and C_{bit} for a 64K SRAM using the 6T cell using Fig. 8.12. The access transistors $0.5\mu m$ ($0.1\mu m$) in size. The contacts on the bitlines are shared between pairs of cells and have a capacitance of $0.5 fF$ each. The wire capacitance is $0.2 fF/\mu m$. Assume $0.13\mu m$ technology. The cell layout is 40λ by 30λ where $1\mu m = 20\lambda$.

Solution:

The core of the 64K SRAM consists of 256×256 cells.

$$C_{word} = \underbrace{2C_g \times 256 \times W}_{\text{Gate Cap. of M3 and M4}} + \underbrace{30\lambda \times \frac{1\mu m}{20\lambda} \times 256 \times 0.2 fF/\mu m}_{\text{Wiring capacitance}}$$

$$= 2 \left(\frac{2 fF}{\mu m} \right) (256) (0.5\mu m) + 1.5 \times 256 \times 0.2 fF/\mu m$$

$$= 512 fF + 76.8 fF \approx \underline{\underline{589 fF}}$$

$$C_{bit} = \underbrace{256 (C_{eff}) \times 0.5\mu m}_{\text{S/D of M3/M4}} + \underbrace{256 \times 40\lambda \left(\frac{1\mu m}{20\lambda} \right) (0.2 fF/\mu m)}_{\text{Wire Cap}} + \underbrace{\frac{1}{2} (0.5 fF) 256}_{\text{Contact capacitance}}$$



$C_{eff} \rightarrow 0.5 fF/\mu m$ because S/D-B of M3/M4 is connected to $V_{DD} = 1.2V$

$$= 256 \left(\frac{0.5 fF}{\mu m} \right) (0.5\mu m)$$



$$+ \frac{256}{20} \times 0.2 fF + 64 fF$$

$$= 64 fF + 102.4 fF + 64 fF$$

$$= \underline{\underline{230 fF}}$$




What is contact capacitance?



SRAM COLUMN I/O CIRCUITRY







General Architecture



- Column pull-ups

Column Pull-Ups

FIGURE 8.13 – COLUMN PULL-UP CONFIGURATIONS



(c)
This circuit is suitable for differential amplifier sensing

Continuous current \Rightarrow Good for current sensing sense amplifier

Column Selection

Figure 8.15 – Column decoding and multiplexing.




Figure 8.16 – Column selection.





Figure 8.17 – Two-level tree decoder for a 4-bit column address.



Need an equivalent PMOS tree structure

Tradeoffs:

- *Less area*
- *Less power*
- *Slower*