

Exam #3 - Friday, April 22, 2005

Problem Session - Thursday, 7pm - 8pm

Elmore Delay -


$$\tau_i = \sum_k (C_k R_{ik})$$

i = node of interest


C_k = capacitance to ground at node k

R_{ik} = \sum of all R 's in common with the path from node i to node k .

Example



$$\tau = R_1 C_1 + C_2 (R_1 + R_2) + C_3 (R_1 + R_2 + R_3)$$



$$\tau_1 = R_1 (C_1 + C_2 + C_3)$$

$$\tau_2 = R_1 C_1 + R_3 C_1 + (R_1 + R_2) C_2$$



$$\tau_3 = R_1 C_1 + R_2 C_1 + (R_1 + R_3) C_3$$

RC Delay in Long Wires

Dividing a wire of length L into n sections we get,

$$\Delta L = \frac{L}{n} \rightarrow R_{\text{wire}} = n R_{\text{int}} \quad \& \quad C_{\text{wire}} = n C_{\text{int}} = n c \Delta L$$


$$= n r \Delta L$$



$$\tau_{\text{Elmore}} = (r \Delta L)(c \Delta L) + (2r \Delta L)(c \Delta L) + \dots + n(r \Delta L) c \Delta L$$

$$= (\Delta L)^2 r c [1 + 2 + 3 + \dots + n] = (\Delta L)^2 r c \frac{n(n+1)}{2}$$




$$\approx (\Delta L)^2 r c \frac{n^2}{2} = \frac{R_{\text{wire}} C_{\text{wire}}}{2}$$



Actual propagation delay is closer to $0.38 R_{\text{wire}} C_{\text{wire}}$.

Note that the delay increases with L^2 .


Possible lumped models for wires



Delay = $R_{wire} C_{wire}$

Delay $\approx 0.5 R_{wire} C_{wire}$

Example 10.2 - Delay with Short Wires




$C_g = 2 \text{ fF}/\mu\text{m}$

$C_{eff} = 1 \text{ fF}/\mu\text{m}$

$C_{int} = 0.2 \text{ fF}/\mu\text{m}$

$R_{int} = 54 \text{ m}\Omega/\square$

Find the propagation delay through the first inverter. Assume 0.18 um CMOS technology.



$C_{load} = 4 \times C_g (W_n + W_p)$

$= 4 \times 2 \frac{\text{fF}}{\mu\text{m}} (1.2 \mu\text{m}) = 9.6 \text{ fF}$

$C_{self} = C_{eff} (W_n + W_p) = 1 \frac{\text{fF}}{\mu\text{m}} (1.2 \mu\text{m}) = 1.2 \text{ fF}$

$C_{wire} = C_{int} L_{wire} = 0.2 \frac{\text{fF}}{\mu\text{m}} \times 20 \mu\text{m} = 4 \text{ fF}$

$R_{wire} = R_{int} \times \frac{20}{0.2} = 5.4 \Omega$



$R_{inv} = 12.5 \text{ k} \left(\frac{0.2}{0.4} \right) = 6.25 \text{ k}\Omega$

$\tau_{delay} = R_{inv} \left(C_{self} + \frac{C_{wire}}{2} \right) + (R_{inv} + R_{wire}) \left(C_{load} + \frac{C_{wire}}{2} \right)$
 $= (6.25 \text{ k}\Omega) (3.2 \text{ fF}) + (6.25 \text{ k}\Omega + 5.4 \Omega) (11.6 \text{ fF}) = 926 \text{ ps}$

Note that the interconnect (wire) has little influence.

Example 10.3 - Delay with a long wire

Repeat Ex. 10.2 if $L = 20\text{mm}$ and $W = 0.5\mu\text{m}$



$$R_{wire} = R_{int} L = (0.027 \Omega/\square) \left(\frac{20,000 \mu\text{m}}{0.5 \mu\text{m}} \right) = 1080 \Omega$$


$$R_{inv} = \frac{12.5 \text{K}}{100} = 125 \Omega$$

$$C_{self} = C_{eff} (3W) \times 100 = \left(\frac{1 \text{fF}}{\mu\text{m}} \right) (3 \times 0.2 \mu\text{m}) (100) = 60 \text{fF}$$

$$C_{wire} = C_{int} L = 0.1 \frac{\text{fF}}{\mu\text{m}} \times 20 \text{K} \mu\text{m} = 2 \text{pF}$$

$$\tau_{delay} \approx (125 \Omega)(60 \text{pF}) + (125 + 1080)(2 \text{pF}) = 1.33 \text{ns}$$

Gate Delay vs. Interconnect Delay




Optimum? $F04 \text{ delay} \approx 0.38 R_{int} C_{int} L_{critical}^2$

$$L_{critical} = \sqrt{\frac{F04 \text{ delay}}{0.38 R_{int} C_{int}}}$$


BUFFER INSERTION FOR VERY LONG WIRES

Buffers can be inserted in very long wires to reduce the delay.



For optimum delay what is \$N\$ and \$M\$?

Line segment with a buffer:



$$C_{load} = C_{out} = C_g (W_n + W_p) = C_g (W + BW) = C_g (1+B)$$

where $B = W_p/W_n$

$$C_{in} = C_{eff} (W_n + W_p) = C_{eff} W (1+B) = C_g (1+B)$$

$$R_{eff} = \frac{R_{eqn}}{M} \quad \text{where } M = \text{optimal buffer size for the insertion problem}$$

Elmored delay for a segment -

$$\begin{aligned} \text{Total delay} = & N (C_g + C_g) R_{eqn} (1+B) + \left[C_g (1+B) R_{int} M + \frac{C_{int} R_{eqn}}{M} \right] \\ & + \left(\frac{C_{int} R_{int}}{2N^2} \right) L^2 \end{aligned}$$