## LECTURE 192 – CMOS PASSIVE COMPONENTS - I (READING: Text-Sec. 2.10)

#### **Objective**

The objective of this presentation is:

1.) Examine the passive components that are compatible with CMOS technology

2.) Physical influence on passive components

### **Outline**

- Capacitors
- Resistors
- Summary

ECE 4430 - Analog Integrated Circuit Design I

© P.E. Allen - 2002

Page 192-2

Lecture 192 – CMOS Passive Components - I (7/10/04)

### **Types of Capacitors in a MOSFET**

**Physical Picture:** 



#### MOSFET capacitors consist of:

- Depletion capacitances
- Charge storage or parallel plate capacitances



(LD  $\approx 0.015 \,\mu\text{m}$  for LDD structures)

Channel capacitances:

 $C_2 = \text{gate-to-channel} = C_{ox}W_{\text{eff}} \cdot (L-2\text{LD}) =$  $C_{ox}W_{eff} \cdot L_{eff}$ 

 $C_4$  = voltage dependent channelbulk/substrate capacitance

Mask

W

 $W(W_{\rm eff})$ 

FOX

Fig. 120-09

Drain-gate overlap

capacitance  $C_{GD}(C_3)$ 

Drain

Channel-Bulk

Capacitance  $(C_4)$ 

 $L(L_{eff})$ 

Gate

Gate

Bulk

LD

Source-gate overlap

capacitance  $C_{GS}(C_1)$ 

Source

Capacitance  $(C_2)$ 

Gate-Channel

FOX



p- substrate

Active  $V_B = 0$ 

p+

p- substrate

 $= CGSO(W_{eff}) + 0.67C_{ox}(W_{eff})(L_{eff})$ 

 $C_{GD} = C_3 \approx C_{ox}(LD)W_{eff}) = CGDO(W_{eff})$ Nonsaturated Region:

$$C_{GB} = 2 C 5 = 2CGBO(L_{eff})$$
  

$$C_{GS} = C_1 + 0.5C_2 = C_{ox}(LD+0.5L_{eff})(W_{eff})$$
  

$$= (CGSO + 0.5C_{ox}L_{eff})W_{eff}$$
  

$$C_{GD} = C_3 + 0.5C_2 = C_{ox}(LD+0.5L_{eff})(W_{eff})$$
  

$$= (CGDO + 0.5C_{ox}L_{eff})W_{eff}$$



Inverted Region

 $V_G > V_T$ 

vsilicon

Inverted Region

 $V_S = 0$ 

n+

 $C_{GS}$ 

 $V_D < V_G - V_T$ 

n+

 $C_{GD}$ 

Fig120-1

ECE 4430 - Analog Integrated Circuit Design I

# Illustration of C<sub>GD</sub>, C<sub>GS</sub> and C<sub>GB</sub>

Comments on the variation of  $C_{BG}$  in the cutoff region:

$$C_{BG} = \frac{1}{C_2 + C_4} + 2C_5$$
(C4 is large because of the thin  
inversion layer in weak inversion  
where  $V_{GS}$  is slightly less than  $V_{T}$ ))  
2.) For  $0 < v_{GS} \leq V_T$ ,  $C_{GB} \approx 2C_5$   
(C4 is small because of the thicker  
inversion layer in strong inversion)  
$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_1 + 0.5C_2$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_1 + 0.5C_2$$

$$C_1 + 0.5C_2$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_1 + 0.5C_2$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_1 + 0.5C_2$$

$$C_2 + 2C_5$$

$$C_2 + 2C_5$$

$$C_2 + 2C_5$$

$$C_5 +$$

#### **Characterization of Capacitors**

- *C* is the desired capacitance
- Dissipation of a capacitor

 $Q = \omega C R_p$ 

where  $R_p$  is the equivalent parallel resistance associated with the capacitor, C

- A varactor is a variable capacitor
- $C_{max}/C_{min}$  ratio is the ratio of the largest value of capacitance to the smallest when the capacitor is used as a varactor.
- Parasitic capacitors are the capacitors to ac ground from both terminals of the desired capacitance.



Lecture 192 - CMOS Passive Components - I (7/10/04)

Page 192-9









ECE 4430 - Analog Integrated Circuit Design I

### **To Be Continued**

The next lecture will continue the examination of passive components compatible with CMOS technology.

ECE 4430 - Analog Integrated Circuit Design I

© P.E. Allen - 2002