LECTURE 210 – PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8)

INTRODUCTION

Objective

• Illustrate the physical aspects of integrated circuits

<u>Outline</u>

- Examples
 - Identifying circuits from layouts
 - Identifying cross-sections corresponding to a layout
 - Extracting parasitics from layouts
- Summary

ECE 4430 - Analog Integrated Circuits and Systems

© P.E. Allen - 2001

Lecture 210 – Physical Aspects of ICs (12/15/01)

Example 1

Draw the schematic of the circuit corresponding to the CMOS layout. *Solution*









ECE 4430 - Analog Integrated Circuits and Systems





Example 8

A layout of two PMOS transistors both having a W/L of $20\mu m/2\mu m$ is shown. One of the layouts is concentric (M1) and the other is rectangular (M2). Find the value of C_{BD} , C_{BS} , C_{GD} and C_{GS} for both transistors. Assume zero-bias for any voltage dependent capacitors and that both transistors are saturated.

 $C_{OX} = 0.7 \text{fF}/\mu\text{m}^2$

 $LD(NMOS) = 0.45\mu m$ $LD(PMOS) = 0.6\mu m$ n+ diffusion to p-well (junction, bottom) = 0.33fF/µm²

n+ diffusion sidewall (junction, sidewall) = 0.9 fF/µm

p+ diffusion to substrate (junction, bottom) = 0.38 fF/µm²

p+ diffusion sidewall (junction, sidewall) = 1.0fF/µm

n-channel to bulk (junction, bottom) = $0.1 \text{ fF}/\mu\text{m}^2$

n-channel to bulk (junction, sidewall) = 0.3 fF/µm

p-channel to bulk (junction, bottom) = $0.1 \text{fF}/\mu\text{m}^2$

p-channel to bulk (junction, sidewall) = 0.3 fF/µm





Lecture 210 - Physical Aspects of ICs (12/15/01)

SUMMARY

- Understanding the physical layout of transistors and passive components is very important for analog integrated circuit design
- The physical perspective gives the designer a feeling for the parasitics associated with the active and passive components
- Extraction of these parasitics requires knowledge of the physical layout