Homework Assignment No. 6

Due Friday, February 21, 2003 in class

Problem 1 - (10 points)
For the CMOS op amp shown, find the following quantities. Use the MOS parameters of Table 3.1-2.
1.) Slew rate (V/sec.)
2.) Positive and negative output voltage limits (all transistors remain in saturation)
3.) Positive and negative input common voltage limits (all transistors remain in saturation and use nominal parameter values)
4.) Small signal voltage gain (V/V).
5.) Unity-gainbandwidth (MHz)
6.) Power dissipation (mW). (Include the 50µA current sink)

Table 3.1-2 Model Parameters for a Typical CMOS Bulk Process Suitable for Hand Calculations Using the Simple Model. These Values Are Based upon a 0.8 µm Silicon-Gate Bulk CMOS n-Well Process.

<table>
<thead>
<tr>
<th>Parameter Symbol</th>
<th>Parameter Description</th>
<th>Typical Parameter Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{T0}$</td>
<td>Threshold Voltage ($V_{BS} = 0$)</td>
<td>0.7 ± 0.15</td>
<td>V</td>
</tr>
<tr>
<td>$K'$</td>
<td>Transconductance Parameter (in saturation)</td>
<td>110.0 ± 10%</td>
<td>$\mu A/V^2$</td>
</tr>
<tr>
<td>$\gamma$</td>
<td>Bulk threshold parameter</td>
<td>0.4</td>
<td>(V)$^{1/2}$</td>
</tr>
<tr>
<td>$\lambda$</td>
<td>Channel length modulation parameter</td>
<td>0.04 (L=1 µm) 0.01 (L=2 µm)</td>
<td>(V)$^{-1}$</td>
</tr>
<tr>
<td>$2</td>
<td>\phi_f</td>
<td>$</td>
<td>Surface potential at strong inversion</td>
</tr>
</tbody>
</table>
Problem 2 - (10 points)
Problem 6.3-7 from the Second Edition of Allen and Holberg text.

Problem 3 - (10 points)
Problem 6.3-11 from the Second Edition of the Allen and Holberg text.

Problem 4 - Design Problem 2 (50 points)

The operational transconductance amplifier (OTA) shown is powered from ±2.5V power supplies. You are to perform a design of an OTA using only MOSFETs to best meet the following specifications:

1.) The differential voltage gain: \( A_{vd} \geq 80\text{dB} \).
2.) Output voltage swing range: \( OVSR = |V_o(\text{max})| + |V_o(\text{min})| \geq 4.5V \).
   The OVSR is determined by the maximum and minimum output voltages for which 50µA can be sourced or sunk into a load.
3.) Slew rate: \( SR \geq 10V/\mu\text{S} \) into 10pF.
4.) Differential input resistance: \( R_{id} \geq 1\text{M}\Omega \).
5.) Input common mode range: \( ICMR \geq 3V \). Please note that input ICMR is measured by sweeping the input common mode voltage and monitoring both the output voltage and input stage current (see Slide 8.56).
6.) The common mode rejection ratio: \( CMRR \geq 60\text{dB} \).
7.) Gain-bandwidth: \( GB \geq 25\text{MHz} \) with a 10pF load capacitance.
8.) Phase margin: \( \phi(GB) \geq 60^\circ \) with a 10pF load capacitance.
9.) Power dissipation: \( P_{diss} \leq 1\text{mW} \).

When you have completed your design and have made hand calculations to support your performance expectations, use the SPICE models on the following pages and verify your design using SPICE. Use the simplest models possible although you must include all capacitances. Use the following approximations to estimate the size of the D/S areas and perimeters.

\[
AD = AS = (W \times 10\mu\text{m})
\]
\[
PS = PS = 2W + 20\mu\text{m}
\]

Please fill out the following table to be included in your problem submission.

<table>
<thead>
<tr>
<th>( A_{vd} )</th>
<th>OVSR</th>
<th>SR</th>
<th>( R_{id} )</th>
<th>ICMR</th>
<th>CMRR</th>
<th>GB</th>
<th>( \phi(GB) )</th>
<th>( P_{diss} )</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Hand Values</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SPICE Values</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The score on this design problem will be as follows:
Score = \min \left[ 5.5\left( \frac{\text{Avd}}{10^4} \right) \right] + \min \left[ 5.5\left( \frac{\text{OVSR}}{4.5} \right) \right] + \min \left[ 5.5\left( \frac{\text{SR}}{10\text{V/\mu s}} \right) \right] + \min \left[ 5.5\left( \frac{\text{Rid}}{1\text{M}\Omega} \right) \right] \\
+ \min \left[ 5.5\left( \frac{\text{ICMR}}{3\text{V}} \right) \right] + \min \left[ 5.5\left( \frac{\text{CMRR}}{10^3} \right) \right] + \min \left[ 5.5\left( \frac{\text{GB}}{25\text{MHz}} \right) \right] + \min \left[ 5.5\left( \frac{\phi(\text{GB})}{60^\circ} \right) \right] \\
+ \min \left[ 5.5\left( \frac{1\text{mW}}{\text{Pdiss}} \right) \right] + 5(\text{Simplicity factor})

You are responsible for verifying your score via the correct SPICE analysis. Please evaluate your own score providing sufficient detail for your instructor to verify your assessment of your grade. The simplicity factor is your instructors evaluation of your ability to keep the design straight-forward and simple and will be added to your score based on the specifications. This project is simply an exercise in learning design, do not spend more time on it than can be justified!

**CMOS SPICE Model Parameters**

Use the appropriate SPICE model parameters corresponding to a MOSIS T2BM (LO_EPI) SCN025 test run (see the web site below). You must determine the appropriate model parameters to use and be able to justify the use of those models. Please provide an output listing (.OP) for your CMOS models used in SPICE. You do not need to use BSIM3 model if you wish but you must properly include all capacitances into your model. If you have trouble finding the large signal model parameters from the MOSIS data, one method to get them is to use the BSIM model to plot the transconductance and output characteristics and then extract the model parameters for the simple large signal model from these curves. If you do this, you should check your model parameters by comparing appropriate simulations using both the simple large signal and the BSIM3 models.