## LECTURE 340 – LOW NOISE OP AMPS (READING: AH – 402-414, GHLM – 788-798)

## **Objective**

The objective of this presentation is:

- 1.) Review the principles of low noise design
- 2.) Show how to reduce the noise of op amps

## **Outline**

- Review of noise analysis
- Low noise op amps
- Low noise op amps using lateral BJTs
- Low noise op amps using doubly correlated sampling
- Summary

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 340 – Low Noise Op Amps (3/26/02)

## **Introduction**

Why do we need low noise op amps? Dynamic range:

Signal-to-noise ratio (SNR)

$$=\frac{\text{Maximum RMS Signal}}{\text{Noise}}$$



Dynamic Range = 6dBx(Number. of bits)



(SNDR includes both noise and distortion)

Consider a 14 bit digital-to-analog converter with a 1V reference with a bandwidth of 1MHz.

Maximum RMS signal is 
$$\frac{0.5V}{\sqrt{2}} = 0.3535$$
 Vrms

A 14 bit D/A converter requires 14x6dB dynamic range or 84 dB or 16,400.

:. The value of the least significant bit  $(LSB) = \frac{0.3535}{16,400} = 21.6 \mu V rms$ 

If the equivalent input noise of the op amp is not less than this value, then the *LSB* cannot be resolved and the D/A converter will be in error. An op amp with an equivalent input-noise spectral density of  $10nV/\sqrt{Hz}$  will have an rms noise voltage of approximately  $(10nV/\sqrt{Hz})(1000\sqrt{Hz}) = 10\mu V \text{rms}$  in a 1MHz bandwidth.

Page 340-2

© P.E. Allen - 2002





Drain current model:



Lecture 340 – Low Noise Op Amps (3/26/02)

### **Minimization of Noise in Op Amps**

- 1.) Maximize the signal gain as close to the input as possible. (As a consequence, only the input stage will contribute to the noise of the op amp.)
- 2.) To minimize the 1/f noise:
  - a.) Use PMOS input transistors with appropriately selected dc currents and W and L values.
  - b.) Use lateral BJTs to eliminate the 1/f noise.
  - c.) Use chopper stabilization to reduce the low-frequency noise.

#### **Noise Analysis**

- 1.) Insert a noise generator for each transistor that contributes to the noise. (Generally ignore the current source transistor of source-coupled pairs.)
- 2.) Find the output noise voltage across an open-circuit or output noise current into a short circuit.
- 3.) Reflect the total output noise back to the input resulting in the equivalent input noise voltage.

Page 340-3

Page 340-4





$$e_{ni}^{2} = \frac{B}{fW_{i}L_{i}}$$
 (V<sup>2</sup>/Hz) and  $i_{ni}^{2} = \frac{2BK'I_{i}}{fL_{i}^{2}}$  (A<sup>2</sup>/Hz

Therefore, the approximate equivalent input-noise voltage spectral density is,

$$e_{eq}^{2} = 2e_{n1}^{2} \left[ 1 + \left( \frac{K_{N}'B_{N}}{K_{P}'B_{P}} \right) \left( \frac{L_{1}}{L_{3}} \right)^{2} \right] (V^{2}/Hz)$$

Comments;

- Because we have selected PMOS input transistors,  $e_{n1}^2$  has been minimized if we choose  $W_1L_1$  ( $W_2L_2$ ) large.
- Make  $L_1 \ll L_3$  to remove the influence of the second term in the brackets.

### Thermal Noise of a Two-Stage, Miller Op Amp

Let us focus next on the thermal noise:

The noise generators are replaced by,

$$e_{ni}^2 \approx \frac{8kT}{3g_m}$$
 (V<sup>2</sup>/Hz) and  $i_{ni}^2 \approx \frac{8kTg_m}{3}$  (A<sup>2</sup>/Hz)

where the influence of the bulk has been ignored.

The approximate equivalent input-noise voltage spectral density is,

$$e_{eq}^{2} = 2e_{n1}^{2} \left[ 1 + \left(\frac{g_{m3}}{g_{m1}}\right)^{2} \left(\frac{e_{n3}^{2}}{e_{n1}^{2}}\right) \right] = 2e_{n1}^{2} \left[ 1 + \sqrt{\frac{K_{N}W_{3}L_{1}}{K_{P}W_{1}L_{3}}} \right] (V^{2}/Hz)$$

Comments:

• The choices that reduce the 1/f noise also reduce the thermal noise.

Noise Corner:

Equating the equivalent input-noise voltage spectral density for the 1/f noise and the thermal noise gives the noise corner,  $f_c$ , as

$$f_c = \frac{3g_m B}{8kTWL}$$

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 340 – Low Noise Op Amps (3/26/02)

#### Example 7.5-1 Design of A Two-Stage, Miller Op Amp for Low 1/f Noise

Use the parameters of Table 3.1-2 along with the value of  $KF = 4x10^{-28}$  F·A for NMOS and 0.5x10<sup>-28</sup> F·A for PMOS and design the previous op amp to minimize the 1/f noise. Calculate the corresponding thermal noise and solve for the noise corner frequency. From this information, estimate the rms noise in a frequency range of 1Hz to 100kHz. What is the dynamic range of this op amp if the maximum signal is a 1V peak-to-peak sinusoid?

**Solution** 

1.) The 1/f noise constants,  $B_N$  and  $B_P$  are calculated as follows.

$$B_N = \frac{KF}{2C_{ox}K_N} = \frac{4x10^{-28}\text{F}\cdot\text{A}}{2\cdot24.7x10^{-4}\text{F/m}^2\cdot110x10^{-6}\text{A}^2/\text{V}} = 7.36x10^{-22}\,(\text{V}\cdot\text{m})^2$$

and

$$B_P = \frac{KF}{2C_{ox}K_P} = \frac{0.5 \times 10^{-28} \text{F} \cdot \text{A}}{2 \cdot 24.7 \times 10^{-4} \text{F/m}^2 \cdot 50 \times 10^{-6} \text{A}^2/\text{V}} = 2.02 \times 10^{-22} \,(\text{V} \cdot \text{m})^2$$

2.) Now select the geometry of the various transistors that influence the noise performance.

To keep  $e_{n1}^2$  small, let  $W_1 = 100\mu$ m and  $L_1 = 1\mu$ m. Select  $W_3 = 100\mu$ m and  $L_3 = 20\mu$ m and let  $W_8$  and  $L_8$  be the same as  $W_1$  and  $L_1$  since they little influence on the noise.

© P.E. Allen - 2002

© P.E. Allen - 2002

Page 340-8

Lecture 340 – Low Noise Op Amps (3/26/02)

## Example 7.5-1 - Continued

Of course, M1 is matched with M2, M3 with M4, and M8 with M9.

$$\therefore e_{n1}^{2} = \frac{B_{P}}{fW_{1}L_{1}} = \frac{2.02 \times 10^{-22}}{f \cdot 100 \mu \text{m} \cdot 1 \mu \text{m}} = \frac{2.02 \times 10^{-12}}{f} \text{ (V}^{2}/\text{Hz)}$$

$$e_{eq}^{2} = 2 \times \frac{2.02 \times 10^{-12}}{f} \left[ 1 + \left(\frac{110 \cdot 7.36}{50 \cdot 2.02}\right)^{2} \left(\frac{1}{20}\right)^{2} \right] = \frac{4.04 \times 10^{-12}}{f} 1.1606 = \frac{4.689 \times 10^{-12}}{f} \text{ (V}^{2}/\text{Hz)}$$

Note at 100Hz, the voltage noise in a 1Hz band is  $\approx 4.7 \times 10^{-14} \text{V}^2(\text{rms})$  or  $0.216 \mu \text{V}(\text{rms})$ . 3.) The thermal noise at room temperature is

$$e_{n1}^{2} = \frac{8kT}{3g_{m}} = \frac{8 \cdot 1.38 \times 10^{-23} \cdot 300}{3 \cdot 707 \times 10^{-6}} = 1.562 \times 10^{-17} \text{ (V2/Hz)}$$

which gives

$$e_{eq}^{2} = 2 \cdot 1.562 \times 10^{-17} \left[ 1 + \sqrt{\frac{110 \cdot 100 \cdot 1}{50 \cdot 100 \cdot 20}} \right] = 3.124 \times 10^{-17} \cdot 1.33 = 4.164 \times 10^{-17} \text{ (V}^{2}/\text{Hz)}$$

4.) The noise corner frequency is found by equating the two expressions for  $e_{eq}^2$  to get

$$f_c = \frac{4.689 \times 10^{-12}}{4.164 \times 10^{-17}} = 112.6 \text{kHz}$$

This noise corner is indicative of the fact that the thermal noise is much less than the 1/f noise.

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 340 – Low Noise Op Amps (3/26/02)

## Example 7.5-1 - Continued

5.) To estimate the rms noise in the bandwidth from 1Hz to 100,000Hz, we will ignore the thermal noise and consider only the 1/f noise. Performing the integration gives

$$V_{eq}(\text{rms})^2 = \int_{1}^{1} \frac{4.689 \times 10^{-12}}{f} df = 4.689 \times 10^{-12} [ln(100,000) - ln(1)]$$
  
= 0.540 \times 10^{-10} \text{ Vrms}^2 = 7.34 \text{ \$\mu\$ Vrms}

The maximum signal in rms is 0.353V. Dividing this by  $7.34\mu V$  gives 48,044 or 93.6dB which is equivalent to about 15 bits of resolution.

6.) Note that the design of the remainder of the op amp will have little influence on the noise and is not included in this example.

© P.E. Allen - 2002

Page 340-10



Lecture 340 – Low Noise Op Amps (3/26/02)

Page 340-13

Value

#### **Physical Layout of a Lateral PNP Transistor Experimental Results for** a x40 PNP lateral BJT: Characteristic $\times$ $\times \times \times \times \times \times$ $\bowtie$ $\boxtimes$ Transistor area 0.006mm<sup>2</sup> n-substrate $\boxtimes$ $\boxtimes$ Х 90 Lateral $\beta$ $X \times X$ $\boxtimes$ $\boxtimes$ $\boxtimes$ $\mathbf{X}$ $\times$ 70% Lateral p-well X Х efficiency $\boxtimes$ $\boxtimes$ $\boxtimes$ $\boxtimes$ $\boxtimes$ Х **Base** resistance 150Ω n-diffusion $\times$ $\boxtimes$ $\boxtimes$ $\boxtimes$ Х $e_n$ at 5 Hz $2.46 \text{nV}/\sqrt{\text{Hz}}$ $\boxtimes$ $\boxtimes$ $\boxtimes$ $\boxtimes$ Х Х p-diffusion $e_n$ at midband $1.92 \text{nV}/\sqrt{\text{Hz}}$ $\boxtimes$ $\boxtimes$ $\boxtimes$ 3.2Hz $\boxtimes$ Х X $\times$ $f_c(e_n)$ Х Polysilicon $i_n$ at 5 Hz 3.53pA/√Hz Vertical Base Lateral Emitter Gate $i_n$ at midband Fig. 7.5-7A $0.61 \text{pA}/\sqrt{\text{Hz}}$ Metal Collector Collector $f_c(i_n)$ 162 Hz fτ 85 MHz Generally, the above structure is made as small as then paralleled with identical possible and Early voltage 16V geometries to achieve the desired BJT. 1.2µm CMOS with n-well Low-Noise Op Amp using Lateral BJT's at the ECE 6412 - Analog Integrated Circuit Design - II Lecture 340 – Low Noise Op Amps (3/26/02) **Input** $V_{DD}$ $\frac{511}{3.6}$ <u>46.8</u> <u>1296</u> 3.6 <u>46.8</u> **М**7 M5 M143.6 $R_7 = 300 \Omega | C_c$ = 1 pFvout $v_{i2}$ $v_{i1}$ Q1 Q2 $\frac{58.2}{72}$ 58.2 7.2 <u>384</u> 1.2 $V_{SS}$ M12 M3 M4 M6 **M8** M9 130 43.8 480 480 45.6 LD1 $\leq_{R_1}$ 18 18 3.6 6.6 =34kΩ VSS Fig. 7.5-6 Experimental noise 10 performance: 8 Eq. input noise voltage of low noise op amp Noise (nV//Hz) 6 4 Voltage noise of lateral BJT at 170µA 2

ECE 6412 - Analog Integrated Circuit Design - II

0

10

100

1000

Frequency (Hz)

© P.E. Allen - 2002

 $10^{5}$ 

Fig. 7.5-7

 $10^{4}$ 

© P.E. Allen - 2002 Page 340-14 Lecture 340 - Low Noise Op Amps (3/26/02)

<u>Summar</u>	y of Ex	<u>perimental</u>	Performance	for the	Low-Noise	Op .	Am	)
							_	

Experimental Performance	Value		
Circuit area (1.2µm)	0.211 mm <sup>2</sup>		
Supply Voltages	±2.5 V		
Quiescent Current	2.1 mA		
-3dB frequency (at a gain of 20.8 dB)	11.1 MHz		
$e_n$ at 1Hz	23.8 nV/ <del>√</del> Hz		
$e_n$ (midband)	$3.2 \text{ nV}/\sqrt{\text{Hz}}$		
$f_c(e_n)$	55 Hz		
<i>i<sub>n</sub></i> at 1Hz	5.2 pA/√Hz		
$i_n$ (midband)	0.73 pA/√Hz		
$f_c(i_n)$	50 Hz		
Input bias current	1.68 µA		
Input offset current	14.0 nA		
Input offset voltage	1.0 mV		
CMRR(DC)	99.6 dB		
PSRR+(DC)	67.6 dB		
PSRR-(DC)	73.9 dB		
Positive slew rate (60 pF, $10 \text{ k}\Omega$ load)	39.0 V/µS		
Negative slew rate (60 pF, 10 k $\Omega$ load)	42.5 V/µS		

ECE 6412 - Analog Integrated Circuit Design - II

© P.E. Allen - 2002

Page 340-16

Lecture 340 – Low Noise Op Amps (3/26/02)

# **Chopper-Stabilized Op Amps - Doubly Correlated Sampling (DCS)**

Illustration of the use of chopper stabilization to remove the undesired signal,  $v_u$ , form the desired signal, vin.





- The switches in the chopper-stabilized op amp introduce a thermal noise equal to kT/C where k is Boltzmann's constant, T is absolute temperature and C are capacitors charged by the switches (parasitics in the case of the chopper-stabilized amplifier).
- Requires two-phase, non-overlapping clocks.
- Trade-off between the lowering of 1/f noise and the introduction of the kT/C noise.

ECE 6412 - Analog Integrated Circuit Design - II

#### **SUMMARY**

- Primary sources of noise for CMOS circuits is thermal and 1/f
- Noise analysis:
  - 1.) Insert a noise generator for each transistor that contributes to the noise. (Generally ignore the current source transistor of source-coupled pairs.)
  - 2.) Find the output noise voltage across an open-circuit or output noise current into a short circuit.
  - 3.) Reflect the total output noise back to the input resulting in the equivalent input noise voltage.
- Noise is reduced in op amps by making the input stage gain as large as possible and reducing the noise of this stage as much as possible.
- The input stage noise can be reduced by using lateral BJTs (particularily the 1/f noise)
- Doubly correlated sampling can transfer the noise at low frequencies to the clock frequency (this technique is used to achieve low input offset voltage op amps).

© P.E. Allen - 2002