LECTURE 350 – LOW VOLTAGE OP AMPS (READING: AH – 415-432)

Objective

The objective of this presentation is:

- 1.) How to design standard circuit blocks with reduced power supply voltage
- 2.) Introduce new methods of designing low voltage circuits

Outline

- Low voltage input stages
- Low voltage bias circuits
- Low voltage op amps
- Examples
- Summary

ECE 6412 - Analog Integrated Circuit Design - II

© P.E. Allen - 2002

Page 350-2

Lecture 350 – Low Voltage Op Amps (3/26/02)

Introduction

While low voltage op amps can be easily designed in weak inversion, strong inversion leads to higher performance and is the focus of this section. Semiconductor Industry Associates Roadmap for Power Supplies:

Feature Size → 0.35µm 0.25µm 0.18µm 0.13µm 0.10µm 0.07µm 3.0V Power Supply Voltage — 2.5V 2.0V Desktop Systems 1.5V Single 1.0V Cell Portable Systems Voltage 2004 1995 1998 2001 2007 2010 Year → Fig. 7.6-2

Threshold voltages will remain about 0.5 to 0.7V in order to allow the MOSFET to be turned off.

ECE 6412 - Analog Integrated Circuit Design - II

- Reduced power supply means decreased dynamic range
- Nonlinearity will increase because the transistor is working close to $V_{DS}(\text{sat})$
- Large values of λ because the transistor is working close to $V_{DS}(\text{sat})$
- Increased drain-bulk and source-bulk capacitances because they are less reverse biased.
- Large values of currents and W/L ratios to get high transconductance
- Small values of currents and large values of W/L will give small $V_{DS}(sat)$
- Severely reduced input common mode range
- Switches will require charge pumps

Approach

- Low voltage input stages with reasonable ICMR
- Low voltage bias and load circuits
- Low voltage op amps

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 350 – Low Voltage Op Amps (3/26/02)

Differential Amplifier with Current Source Loads



Example:

If the threshold magnitudes are 0.7V, $V_{DD} = 1.5$ V and the saturation voltages are 0.3V, then

 $V_{icm}(upper) = 1.5 - 0.3 + 0.7 = 1.9V$ and giving an *ICMR* of 0.6V.

$$V_{icm}(\text{lower}) = 0.3 + 1.0 = 1.3$$
V

Page 350-3

© P.E. Allen - 2002



ECE 6412 - Analog Integrated Circuit Design - II



Bulk-Driven MOSFET

A depletion device would permit large *ICMR* even with very small power supply voltages because V_{GS} is zero or negative.

When a MOSFET is driven from the bulk with the gate held constant, it acts like a depletion transistor.



Transconductance characteristics:

Saturation: $V_{DS} > V_{BS} - V_P$ gives,

$$V_{BS} = V_P + V_{ON}$$
$$i_D = I_{DSS} \left(1 - \frac{V_{BS}}{V_P}\right)^2$$

Comments:

• g_m (bulk) > g_m (gate) if V_{BS} > 0 (forward biased)



2000

1500

1000

500 I_{DSS}

0

-3

-2

-1

0

Gate-Source or Bulk-Source Voltage (Volts)

Drain Current (µA)

Bulk-source driven

- Bulk-driven MOSFET tends to be more linear at lower currents than the gate-driven MOSFET
- Very useful for generation of *I*_{DSS} floating current sources.

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 350 – Low Voltage Op Amps (3/26/02)

Bulk-Driven, n-channel Differential Amplifier

What is the ICMR?

 $V_{icm}(\min) = V_{SS} + V_{DS5}(\operatorname{sat}) + V_{BS1} = V_{SS} + V_{DS5}(\operatorname{sat}) - |V_{P1}| + V_{DS1}(\operatorname{sat})$ Note that V_{icm} can be less than V_{SS} if $|V_{P1}| > V_{DS5}(\operatorname{sat}) + V_{DS1}(\operatorname{sat})$

 $V_{icm}(\max) = ?$

ECE 6412 - Analog Integrated Circuit Design - II

As V_{icm} increases, the current through M1 and M2 is constant so the source increases. However, the gate voltage stays constant so that V_{GS1} decreases. Since the current must remain constant through M1 and M2 because of M5, the bulk-source voltage becomes less negative causing V_{TN1} to decrease and maintain the currents through M1 and M2 constant. If V_{icm} is increased sufficiently, the bulk-source voltage will become positive. However, current does not start to flow until V_{BS} is greater than 0.3 volts so the effective V_{icm} (max) is

 $V_{icm}(\max) \approx V_{DD} - V_{SD3}(\operatorname{sat}) - V_{DS1}(\operatorname{sat}) + V_{BS1}.$





© P.E. Allen - 2002

Gate-source driven

Page 350-10

Fig. 7.6-9







Comments:

- Effective ICMR is from V_{SS} to V_{DD} -0.3V
- The transconductance of the input stage can vary as much as 100% over the *ICMR* which makes it very difficult to compensate

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 350 – Low Voltage Op Amps (3/26/02)

Low-Voltage Current Mirrors using the Bulk-Driven MOSFET

The biggest problem with current mirrors is the large minimum input voltage required for previously examined current mirrors.

If the bulk-driven MOSFET is biased with a current that exceeds I_{DSS} then it is enhancement and can be used as a current mirror.



The cascode current mirror gives a minimum input voltage of less than 0.5V for currents less than $100 \mu A$

© P.E. Allen - 2002

Simple Current Mirror with Level Shifting

Since the drain can be V_T less than the gate, the drain could be biased to reduce the minimum input voltage as illustrated.



The current mirror below requires a power supply of V_T+3V_{ON} and has a $V_{in}(\min) = V_{ON}$ and a $V_{out}(\min) = 2V_{ON}$ (less for the regulated cascode output mirror).





Bandgap Topologies Compatible with Low Voltage Power Supply



$$V_{out1} = I_{PTAT}R_2 = \left(\frac{V_{PTAT}}{R_1}\right)R_2 = V_{PTAT}\frac{R_2}{R_1}$$
$$V_{out2} = I_{VBE}R_4 = \left(\frac{V_{BE}}{R_3}\right)R_4 = V_{BE}\frac{R_4}{R_3}$$

Technique for Canceling the Bandgap Curvature





Illustration of the various currents.

Fig. 7.6-16

Page 350-18

Circuit to generate nonlinear correction term, *I_{NL}*.



The combination of the above concept with the previous slide yielded a curvaturecorrected bandgap reference of 0.596V with a TC of 20ppm/C° from -15C° to 90C° using a 1.1V power supply.[†] In addition, the line regulation was 408 ppm/V for $1.2 \le V_{DD} \le 10$ V and 2000 ppm/V for $1.1 \le V_{DD} \le 10$ V. The quiescent current was 14µA.

[†] G.A. Rincon-Mora and P.E. Allen, "A 1.1-V Current-Mode and Piecewise-Linear Curvature-Corrected Bandgap Reference," J. of Solid-State Circuits, vol. 33, no. 10, October 1998, pp. 1551-1554.
 ECE 6412 - Analog Integrated Circuit Design - II
 © P.E. Allen - 2002

Lecture 350 – Low Voltage Op Amps (3/26/02)

Low-Voltage Op Amp using Classical Techniques $(V_{DD} \ge 2V_T)$



Clever use of classical techniques. Balanced inputs.

Example 7.6-1 - Design of a Low-Voltage Op Amp using the Previous Topology

Use the parameters of Table 3.1-2 to design the op amp above to meet the specifications given below.

$V_{DD} = 2V$	$V_{icm}(\max) = 2.5 V$	$V_{icm}(\min) = 1$ V
$V_{out}(\max) = 1.75 V$	$V_{out}(\min) = 0.5 V$	GB = 10 MHz
Slew rate = $\pm 10V/\mu s$	Phase margin = 60°	for $C_L = 10 \text{pF}$

<u>Solution</u>

Assuming the conditions for a two-stage op amp necessary to achieve 60° phase margin and that the RHP zero is at least 10GB gives

 $C_c = 0.2C_L = 2\text{pF}$

The slew rate is directly related to the current in M5 and gives

 $I_5 = C_c \cdot SR = 2 \times 10^{-12} \cdot 10^7 = 20 \mu A$

We also know the input transconductances from GB and C_c . They are given as

$$g_{m1} = g_{m2} = GB \cdot C_c = 20\pi x 10^6 \cdot 2x 10^{-12} = 125.67 \mu S$$

Knowing the current flow in M1 and M2 gives the W/L ratios as

$$\frac{W_1}{L_1} = \frac{W_2}{L_2} = \frac{g_{m1}^2}{2K_N'(I_1/2)} = \frac{(125.67 \times 10^{-6})^2}{2.110 \times 10^{-6} \cdot 10 \times 10^{-6}} = 7.18$$

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 350 – Low Voltage Op Amps (3/26/02)

Example 7.6-1 - Continued

Next, we find the W/L of M5 that will satisfy $V_{icm}(min)$ specification.

$$V_{icm}(\min) = V_{DS5}(\text{sat}) + V_{GS1}(10\mu\text{A}) = 1\text{V}$$

This gives

....

$$V_{DS5}(\text{sat}) = 1 - \sqrt{\frac{2 \cdot 10}{110 \cdot 7.18}} - 0.75 = 1 - 0.159 - 0.75 = 0.0909 \text{V}$$
$$V_{DS5}(\text{sat}) = 0.0909 = \sqrt{\frac{2 \cdot I_5}{K_N'(W_5/L_5)}} \quad \Rightarrow \quad \frac{W_5}{L_5} = \frac{2 \cdot 20}{110 \cdot (0.0909)^2} = 44$$

The design of M3 and M4 is accomplished from the upper input common mode voltage:

$$V_{icm}(\max) = V_{DD} - V_{SD3}(\operatorname{sat}) + V_{TN} = 2 - V_{SD3}(\operatorname{sat}) + 0.75 = 2.5 \text{V}$$

Solving for $V_{SD3}(\text{sat})$ gives 0.25V. Assume that the currents in M6 and M7 are 20µA. This gives a current of 30µA in M3 and M4. Knowing the current in M3 (M4) gives

$$V_{SD3}(\text{sat}) \le \sqrt{\frac{2 \cdot 30}{50 \cdot (W_3/L_3)}} \longrightarrow \frac{W_3}{L_3} = \frac{W_4}{L_4} \ge \frac{2 \cdot 30}{(0.25)^2 \cdot 50} = 19.2$$

Next, using the $V_{SD}(\text{sat}) = V_{ON}$ of M3 and M4, design M10 through M12. Let us assume that $I_{10} = I_5 = 20\mu\text{A}$ which gives $W_{10}/L_{10} = 44$. R_1 is designed as $R_1 = 0.25\text{V}/20\mu\text{A} = 12.5\text{k}\Omega$. The W/L ratios of M11 and M12 can be expressed as

$$\frac{W_{11}}{L_{11}} = \frac{W_{12}}{L_{12}} = \frac{2 \cdot I_{11}}{K_P} \cdot V_{SD11}(\text{sat})^2 = \frac{2 \cdot 20}{50 \cdot (0.25)^2} = 12.8$$

ECE 6412 - Analog Integrated Circuit Design - II

© P.E. Allen - 2002

© P.E. Allen - 2002

Lecture 350 – Low Voltage Op Amps (3/26/02)

Example 7.6-1 - Continued

Since the source-gate voltages and currents of M6 and M7 are the same as M11 and M12 then the W/L values are equal. Thus

$$W_6/L_6 = W_7/L_7 = 12.8$$

M8 and M9 should be as small as possible to reduce the parasitic (mirror) pole. However, the voltage drop across M4, M6 and M8 must be less than the power supply. Using this to design the gate-source voltage of M8 gives

$$V_{GS8} = V_{DD} - 2V_{ON} = 2V - 2.0.25 = 1.5V$$

Thus,

$$\frac{W_8}{L_8} = \frac{W_9}{L_9} = \frac{2 \cdot I_8}{K_N' \cdot V_{DS8}(\text{sat})^2} = \frac{2 \cdot 30}{110 \cdot (0.75)^2} = 0.97 \approx 1$$

Because M8 and M9 are small, the mirror pole will be insignificant. The next poles of interest would be those at the sources of M6 and M7. Assuming the channel length is $1\mu m$, these poles are given as

$$p_6 \approx \frac{g_{m6}}{C_{GS6}} = \frac{\sqrt{2K_P \cdot (W_6/L_6) \cdot I_6}}{(2/3) \cdot W_6 \cdot L_6 \cdot C_{\text{ox}}} = \frac{\sqrt{2 \cdot 50 \cdot 12.8 \cdot 20} \text{ x} 10^{-6}}{(2/3) \cdot 12.8 \cdot 1 \cdot 2.47 \text{ x} 10^{-15}} = 7.59 \text{ x} 10^9 \text{ rads/sec}$$

which is about 100 times greater than GB.

Finally, the W/L ratios of the second stage must be designed. We can either use the relationship for 60° phase margin of $g_{m14} = 10g_{m1} = 1256.7\mu$ S or consider proper mirroring between M9 and M14.

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 350 – Low Voltage Op Amps (3/26/02)

Example 7.6-1 - Continued

Substituting 1256.7µS for g_{m14} and 0.5V for V_{DS14} in $W/L = g_m/(K_N' V_{DS}(\text{sat}))$ gives $W_{14}/L_{14} = 22.85$ which gives $I_{14} = 314\mu\text{A}$. The W/L of M13 is designed by the necessary current ratio desired between the two transistors and is

$$\frac{W_{13}}{L_{13}} = \frac{I_{13}}{I_{12}}I_{12} = \frac{314}{20} \cdot 12.8 = 201$$

Now, check to make sure that the $V_{out}(max)$ is satisfied. The saturation voltage of M13 is

$$V_{SD13}(\text{sat}) = \sqrt{\frac{2 \cdot I_{13}}{K_P'(W_{13}/L_{13})}} = \sqrt{\frac{2 \cdot 314}{50 \cdot 201}} = 0.25 \text{V}$$

which exactly meets the specification. For proper mirroring, the W/L ratio of M14 is,

$$\frac{W_9}{L_9} = \frac{I_9}{I_{14}} \frac{W_{14}}{L_{14}} = 1.46$$

Since W_9/L_9 was selected as 1, this is close enough.

The parameters are $g_{ds7} = 1\mu$ S, $g_{ds8} = 0.8\mu$ S, $g_{ds13} = 15.7\mu$ S and $g_{ds14} = 12.56\mu$ S. Therefore small signal voltage gain is ($R_I \approx r_{ds9}$ because M7 is part of a cascode conf.)

$$\frac{v_{out}}{v_{in}} \approx \left(\frac{g_{m1}}{g_{ds9}}\right) \left(\frac{g_{m14}}{g_{ds13} + g_{ds14}}\right) = \left(\frac{125.6}{1.8}\right) \left(\frac{1256.7}{28.26}\right) = 69.78 \cdot 44.47 = 3,103 \text{V/V}$$

The power dissipation, including I_{bias} of 20µA, is 708µW.

The minimum power supply voltage is $V_T + 3\Delta V \approx 1.5$ V if $V_T = 0.7$ V and $\Delta V \approx 0.25$ V.

ECE 6412 - Analog Integrated Circuit Design - II

Page 350-22

A 1-Volt, Two-Stage Op Amp

Uses a bulk-driven differential input amplifier.

$V_{1}V_{1}$				
6000/6 6000/ M8 M9 M1 vin ⁻ 2 Vin ⁻ 2 Vin ⁻ 400/2	$\frac{6}{4} = \frac{3000/6}{10} + \frac{6000/6}{11} + \frac{10}{10} + \frac{11}{10} + \frac{10}{10} + \frac{11}{10} + \frac{10}{10} + \frac{11}{10} + \frac{10}{10} $			
ECE 6412 - Analog Integrated Circuit Design - II	© P.E. Allen - 2002			
Lecture 350 – Low Voltage Op Amps (3/26/02) Page 350-24 Page 350-24 Page 350-24				
	On Amn			
Specification (Vpp=0.5V, Vcc=-0.5V)	Op Amp Measured Performance ($C_{L} = 22$ pF)			
Specification (V_{DD} =0.5V, V_{SS} =-0.5V)	Op Amp Measured Performance ($C_L = 22 \text{pF}$) 49dB (V_{iem} mid range)			
Specification (V_{DD} =0.5V, V_{SS} =-0.5V) DC open-loop gain Power supply current	Op Amp Measured Performance ($C_L = 22 \text{pF}$)49dB (V_{icm} mid range)300uA			
Fertormance of the 1- volt, 1 wo-stageSpecification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)	Op Amp Measured Performance ($C_L = 22 \text{pF}$)49dB (V_{icm} mid range)300 μ A1.3MHz (V_{icm} mid range)			
Fertormance of the 1- volt, 1 wo-stageSpecification $(V_{DD}=0.5V, V_{SS}=-0.5V)$ DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase margin	Op Amp Measured Performance ($C_L = 22 \text{pF}$)49dB (V_{icm} mid range)300µA1.3MHz (V_{icm} mid range)57° (V_{icm} mid range)			
Performance of the 1- volt, 1 wo-stage Specification $(V_{DD}=0.5V, V_{SS}=-0.5V)$ DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltage	Op AmpMeasured Performance $(C_L = 22 pF)$ 49dB $(V_{icm} \text{ mid range})$ 300 μ A1.3MHz $(V_{icm} \text{ mid range})$ 57° $(V_{icm} \text{ mid range})$ ±3mV			
Performance of the 1- volt, 1 wo-stage Specification $(V_{DD}=0.5V, V_{SS}=-0.5V)$ DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage range	Op AmpMeasured Performance $(C_L = 22 \text{pF})$ 49dB $(V_{icm} \text{ mid range})$ 300 μ A1.3MHz $(V_{icm} \text{ mid range})$ 57° $(V_{icm} \text{ mid range})$ ±3mV-0.475V to 0.450V			
Performance of the 1- volt, Two-Stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swing	Op AmpMeasured Performance $(C_L = 22 \text{pF})$ 49dB $(V_{icm} \text{ mid range})$ 300µA1.3MHz $(V_{icm} \text{ mid range})$ 57° $(V_{icm} \text{ mid range})$ ±3mV-0.475V to 0.450V-0.475V to 0.491V			
Performance of the 1- volt, Two-stage Specification $(V_{DD}=0.5V, V_{SS}=-0.5V)$ DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swingPositive slew rate	Op AmpMeasured Performance $(C_L = 22 pF)$ 49dB $(V_{icm} \text{ mid range})$ 300µA1.3MHz $(V_{icm} \text{ mid range})$ 57° $(V_{icm} \text{ mid range})$ ±3mV-0.475V to 0.450V-0.475V to 0.491V+0.7V/µsec			
Performance of the 1-volt, Two-Stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput offset voltageOutput swingPositive slew rateNegative slew rate	Op AmpMeasured Performance $(C_L = 22 pF)$ 49dB $(V_{icm} \text{ mid range})$ 300 μ A1.3MHz $(V_{icm} \text{ mid range})$ 57° $(V_{icm} \text{ mid range})$ ±3mV-0.475V to 0.450V-0.475V to 0.450V-0.475V to 0.491V+0.7V/µsec-1.6V/µsec(0.75V to 0.75V to 0.450V to 0.450V)			
Performance of the 1- volt, Two-Stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swingPositive slew rateNegative slew rateTHD, closed loop gain of -1V/V	Op AmpMeasured Performance $(C_L = 22 pF)$ 49dB $(V_{icm} \text{ mid range})$ 300µA1.3MHz $(V_{icm} \text{ mid range})$ 57° $(V_{icm} \text{ mid range})$ ±3mV-0.475V to 0.450V-0.475V to 0.491V+0.7V/µsec-1.6V/µsec-60dB $(0.75Vp-p, 1kHz sinewave)$ -59dB $(0.75Vp-p, 10kHz sinewave)$			
Performance of the 1- volt, Two-stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swingPositive slew rateNegative slew rateTHD, closed loop gain of +1V/V	Op Amp Measured Performance ($C_L = 22pF$) 49dB (V_{icm} mid range) 300µA 1.3MHz (V_{icm} mid range) 57° (V_{icm} mid range) ±3mV -0.475V to 0.450V -0.475V to 0.491V +0.7V/µsec -1.6V/µsec -60dB (0.75Vp-p, 1kHz sinewave) -59dB (0.75Vp-p, 1kHz sinewave)			
Performance of the 1- volt, Two-Stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swingPositive slew rateNegative slew rateTHD, closed loop gain of -1V/VTHD, closed loop gain of +1V/V	Op Amp Measured Performance ($C_L = 22 pF$) 49dB (V_{icm} mid range) 300 μ A 1.3MHz (V_{icm} mid range) 57° (V_{icm} mid range) ±3mV -0.475V to 0.450V -0.475V to 0.491V +0.7V/ μ sec -1.6V/ μ sec -60dB (0.75Vp-p, 1kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -57dB (0.75Vp-p, 10kHz sinewave)			
Performance of the 1- volt, Two-Stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swingPositive slew rateNegative slew rateTHD, closed loop gain of -1V/VTHD, closed loop gain of +1V/VSpectral noise voltage density	Op Amp Measured Performance ($C_L = 22 pF$) 49dB (V_{icm} mid range) 300 μ A 1.3MHz (V_{icm} mid range) 57° (V_{icm} mid range) ±3mV -0.475V to 0.450V -0.475V to 0.491V +0.7V/ μ sec -1.6V/ μ sec -60dB (0.75Vp-p, 1kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -57dB (0.75Vp-p, 10kHz sinewave) -57dB (0.75Vp-p, 10kHz sinewave) -57dB (0.75Vp-p, 10kHz sinewave)			
Performance of the 1- volt, Two-Stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swingPositive slew rateNegative slew rateTHD, closed loop gain of -1V/VTHD, closed loop gain of +1V/VSpectral noise voltage density	Op Amp Measured Performance ($C_L = 22 pF$) 49dB (V_{icm} mid range) 300 μ A 1.3MHz (V_{icm} mid range) 57° (V_{icm} mid range) ±3mV -0.475V to 0.450V -0.475V to 0.491V +0.7V/ μ sec -1.6V/ μ sec -60dB (0.75Vp-p, 1kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -57dB (0.75Vp-p, 10kHz sinewave) 367nV/ \sqrt{Hz} @ 1kHz 181nV/ \sqrt{Hz} @ 10kHz,			
Performance of the 1- volt, Two-Stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swingPositive slew rateNegative slew rateTHD, closed loop gain of -1V/VTHD, closed loop gain of +1V/VSpectral noise voltage density	Op Amp Measured Performance ($C_L = 22 pF$) 49dB (V_{icm} mid range) 300 μ A 1.3MHz (V_{icm} mid range) 57° (V_{icm} mid range) ±3mV -0.475V to 0.450V -0.475V to 0.450V -0.475V to 0.491V +0.7V/ μ sec -1.6V/ μ sec -60dB (0.75Vp-p, 1kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -57dB (0.75Vp-p, 10kHz sinewave) 367nV/ \sqrt{Hz} @ 1kHz 181nV/ \sqrt{Hz} @ 10kHz, 81nV/ \sqrt{Hz} @ 100kHz			
Performance of the 1- volt, Two-Stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swingPositive slew rateNegative slew rateTHD, closed loop gain of -1V/VTHD, closed loop gain of +1V/VSpectral noise voltage density	Measured Performance $(C_L = 22 \text{pF})$ 49dB (V_{icm} mid range) 300 μ A 1.3MHz (V_{icm} mid range) 57° (V_{icm} mid range) ±3mV -0.475V to 0.450V -0.475V to 0.450V -0.475V to 0.491V +0.7V/ μ sec -1.6V/ μ sec -60dB (0.75Vp-p, 1kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -57dB (0.75Vp-p, 10kHz sinewave) 367nV/ $\sqrt{\text{Hz}}$ @ 1kHz 181nV/ $\sqrt{\text{Hz}}$ @ 10kHz, 81nV/ $\sqrt{\text{Hz}}$ @ 100kHz 444nV/ $\sqrt{\text{Hz}}$ @ 1MHz			
Performance of the 1- volt, Two-Stage Specification (V_{DD} =0.5V, V_{SS} =-0.5V)DC open-loop gainPower supply currentUnity-gainbandwidth (GB)Phase marginInput offset voltageInput common mode voltage rangeOutput swingPositive slew rateNegative slew rateTHD, closed loop gain of -1V/VTHD, closed loop gain of +1V/VSpectral noise voltage densityPositive Power Supply Rejection	Measured Performance ($C_L = 22pF$) 49dB (V_{icm} mid range) 300 μ A 1.3MHz (V_{icm} mid range) 57° (V_{icm} mid range) ±3mV -0.475V to 0.450V -0.475V to 0.491V +0.7V/ μ sec -1.6V/ μ sec -60dB (0.75Vp-p, 1kHz sinewave) -59dB (0.75Vp-p, 10kHz sinewave) -57dB (0.75Vp-p, 10kHz sinewave) -57dB (0.75Vp-p, 10kHz sinewave) 367nV/ \sqrt{Hz} @ 1kHz 181nV/ \sqrt{Hz} @ 10kHz, 81nV/ \sqrt{Hz} @ 10kHz 444nV/ \sqrt{Hz} @ 1MHz 61dB at 10kHz, 55dB at 100kHz, 22dB at 1MHz			

ECE 6412 - Analog Integrated Circuit Design - II



Further Considerations of the using the Bulk - Current Driven Bulk[†]

The bulk can be used to reduce the threshold sufficiently to permit low voltage applications. The key is to keep the substrate current confined. One possible technique is:



Lecture 350 – Low Voltage Op Amps (3/26/02)

Current-Driven Bulk Technique - Continued

Bias circuit for keeping the I_{max} defined independent of BJT betas.

Note:

$$I_{D,C} = I_{DC} + I_D$$
$$I_{S,E} = I_D + I_E + I_R$$



The circuit feedback causes a bulk bias current *IBB* and hence a bias voltage *VBIAS* such that

 $I_{S,E} = I_D + I_{BB}(1 + \beta_{CS} + \beta_{CD}) + I_R$ regardless of the actual values of the β 's. Use V_{Bias1} and V_{Bias2} to set $I_{D,C} \approx 1.1I_D$, $I_{S,E} \approx 1.3I_D$ and $I_R \approx 0.1I_D$ which sets I_{max} at $0.1I_D$.

For the circuit to work,

 $V_{BE} < V_{TN} + I_R R$ and $|V_{TP}| + V_{DS}(\text{sat}) < V_{TN} + I_R R$ If $|V_{TP}| > V_{TN}$, then the level shifter $I_R R$ can be eliminated.

ECE 6412 - Analog Integrated Circuit Design - II

A 1-Volt, Folded-Cascode OTA using the Current-Driven Bulk Technique



Transistors with forward-biased bulks are in a shaded box.

For large common mode input changes, C_x , is necessary to avoid slewing in the input stage.

To get more voltage headroom at the output, the transistors of the cascode mirror have their bulks current driven.

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 350 – Low Voltage Op Amps (3/26/02)

A 1-Volt, Folded-Cascode OTA using the Current-Driven Bulk Technique -Continued

Experimental results:

0.5µm CMOS, 40µA total bias current ($C_{\chi} = 10 \text{pF}$)

Supply Voltage	1.0V	0.8V	0.7V
Common-mode input range	0.0V-0.65V	0.0V-0.4V	0.0V-0.3V
High gain output range	0.35V- 0.75V	0.25V-0.5V	0.2V-0.4V
Output saturation limits	0.1V-0.9V	0.15V- 0.65V	0.1V-0.6V
DC gain	62dB-69dB	46dB-53dB	33dB-36dB
Gain-Bandwidth	2.0MHz	0.8MHz	1.3MHz
Slew-Rate (<i>CL</i> =20pF)	0.5V/µs	0.4V/µs	0.1V/µs
Phase margin (<i>CL</i> =20pF)	57°	54°	48°

The nominal value of bulk current is 10nA gives a 10% increase in differential pair quiescent current assuming a BJT β of 100.

ECE 6412 - Analog Integrated Circuit Design - II

Page 350-28

SUMMARY

- Integrated circuit power supplies are rapidly decreasing (today 2-3Volts)
- Classical analog circuit design techniques begin to deteriorate at 1.5-2 Volts
- Approaches for lower voltage circuits:
 - Use natural NMOS transistors ($V_T \approx 0.1$ V)
 - Drive the bulk terminal
 - Forward bias the bulk
 - Use depeletion devices
- The dynamic range will be compressed if the noise is not also reduced
- Fortunately, the threshold reduction continues to allow the techniques of this section to be used in today's technology

ECE 6412 - Analog Integrated Circuit Design - II