# LECTURE 180 – POWER SUPPLY REJECTION RATIO (READING: GHLM – 434-439, AH – 286-293)

## **Objective**

The objective of this presentation is:

- 1.) Illustrate the calculation of PSRR
- 2.) Examine the PSRR of the two-stage, Miller compensated op amp

## **Outline**

- Definition of PSRR
- Calculation of PSRR for the two-stage op amp
- Conceptual reason for PSRR
- Summary

ECE 6412 - Analog Integrated Circuit Design - II


© P.E. Allen - 2002

Page 180-2

Lecture 180 – Power Supply Rejection Ratio (2/12/04)


### What is PSRR?


$$PSRR = \frac{A_v(V_{dd}=0)}{A_{dd}(V_{in}=0)}$$




## How do you calculate PSRR?

You could calculate  $A_v$  and  $A_{dd}$  and divide, however









Lecture 180 - Power Supply Rejection Ratio (2/12/04)

Page 180-4

#### Positive PSRR of the Two-Stage Op Amp - Continued

Using Cramer's rule to solve for the transfer function,  $V_{out}/V_{dd}$ , and inverting the transfer function gives the following result.


$$\frac{V_{dd}}{V_{out}} = \frac{s^2 [C_c C_I + C_I C_{II} + C_{II} C_c] + s [G_I (C_c + C_{II}) + G_{II} (C_c + C_I) + C_c (g_{mII} - g_{mI})] + G_I G_{II} + g_{mI} g_{mII}}{s [C_c (g_{mII} + G_I + g_{ds6}) + C_I (g_{mII} + g_{ds6})] + G_I g_{ds6}}$$

We may solve for the approximate roots of numerator as

$$PSRR + = \frac{V_{dd}}{V_{out}} \approx \left(\frac{g_{mI}g_{mII}}{G_{I}g_{ds6}}\right) \left[\frac{\left(\frac{sC_c}{g_{mI}} + 1\right)\left(\frac{s(C_cC_I + C_IC_{II} + C_cC_{II})}{g_{mII}C_c} + 1\right)}{\left(\frac{sg_{mII}C_c}{G_{I}g_{ds6}} + 1\right)}\right]$$


where  $g_{mII} > g_{mI}$  and that all transconductances are larger than the channel conductances.

$$\therefore PSRR + = \frac{V_{dd}}{V_{out}} = \left(\frac{g_{mI}g_{mII}}{G_{I}g_{ds6}}\right) \left[\frac{\left(\frac{sC_c}{g_{mI}} + 1\right)\left(\frac{sC_{II}}{g_{mII}} + 1\right)}{\frac{sg_{mII}C_c}{G_{I}g_{ds6}} + 1}\right] = \left(\frac{G_{II}A_{vo}}{g_{ds6}}\right) \frac{\left(\frac{s}{GB} + 1\right)\left(\frac{s}{|p_2|} + 1\right)}{\left(\frac{sG_{II}A_{vo}}{g_{ds6}} + 1\right)}$$



3.) The path to the output is through any capacitance from gate to drain of M6. Conclusion:

The Miller capacitor  $C_c$  couples the positive power supply ripple directly to the output. Must reduce or eliminate  $C_c$ .



### Negative PSRR of the Two-Stage Op Amp with VBias Grounded - Continued

Again using techniques described previously, we may solve for the approximate roots as

$$PSRR^{-} = \frac{V_{ss}}{V_{out}} \approx \left(\frac{g_{mI}g_{mII}}{G_{I}g_{m7}}\right) \left[\frac{\left(\frac{sC_{c}}{g_{mI}} + 1\right)\left(\frac{s(C_{c}C_{I} + C_{I}C_{II} + C_{c}C_{II})}{g_{mII}C_{c}} + 1\right)}{\left(\frac{s(C_{c} + C_{I})}{G_{I}} + 1\right)}\right]$$

This equation can be rewritten approximately as

$$PSRR^{-} = \frac{V_{ss}}{V_{out}} \approx \left(\frac{g_{mI}g_{mII}}{G_{I}g_{m7}}\right) \left[\frac{\left(\frac{sC_{c}}{g_{mI}} + 1\right)\left(\frac{sC_{II}}{g_{mII}} + 1\right)}{\left(\frac{sC_{c}}{G_{I}} + 1\right)}\right] = \left(\frac{G_{II}A_{v0}}{g_{m7}}\right) \left[\frac{\left(\frac{s}{GB} + 1\right)\left(\frac{s}{I_{P2}I} + 1\right)}{\left(\frac{s}{GB}\frac{g_{mI}}{G_{I}} + 1\right)}\right]$$

Comments:

 $PSRR^{-}$  zeros =  $PSRR^{+}$  zeros


DC gain ≈ Second-stage gain,

*PSRR*<sup>-</sup> pole  $\approx$  (Second-stage gain) x (*PSRR*<sup>+</sup> pole)

Assuming the values of Ex. 6.3-1 gives a gain of 23.7 dB and a pole -147 kHz. The dc value of *PSRR*- is very poor for this case, however, this case can be avoided by correctly implementing  $V_{Bias}$  which we consider next.

ECE 6412 - Analog Integrated Circuit Design - II

### Negative PSRR of the Two-Stage Op Amp with VBias Connected to VSS



If the value of  $V_{Bias}$  is independent of  $V_{ss}$ , then the model shown results. The nodal equations for this model are

$$0 = (G_I + sC_c + sC_I)V_1 - (g_{mI} + sC_c)V_{out}$$
 and

$$(g_{ds7} + sC_{gd7})V_{ss} = (g_{mII} - sC_c)V_1 + (G_{II} + sC_c + sC_{II} + sC_{gd7})V_{out}$$

Again, solving for  $V_{out}/V_{ss}$  and inverting gives

$$\frac{V_{ss}}{V_{out}} = \frac{s^2 [C_c C_I + C_I C_{II} + C_{II} C_c + C_I C_{gd7} + C_c C_{gd7}] + s [G_I (C_c + C_{II} + C_{gd7}) + G_{II} (C_c + C_I) + C_c (g_{mII} - g_{mI})] + G_I G_{II} + g_{mI} g_{mII}}{(s C_{gd7} + g_{ds7})(s (C_I + C_c) + G_I)}$$

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 180 – Power Supply Rejection Ratio (2/12/04)

# Negative PSRR of the Two-Stage Op Amp with VBias Connected to VSS - Continued

Assuming that  $g_{mII} > g_{mI}$  and solving for the approximate roots of both the numerator and denominator gives

$$PSRR^{-} = \frac{V_{ss}}{V_{out}} \approx \left(\frac{g_{mI}g_{mII}}{G_{I}g_{ds7}}\right) \left[\frac{\left(\frac{sC_{c}}{g_{mI}} + 1\right)\left(\frac{s(C_{c}C_{I} + C_{I}C_{II} + C_{c}C_{II})}{g_{mII}C_{c}} + 1\right)}{\left(\frac{sC_{gd7}}{g_{ds7}} + 1\right)\left(\frac{s(C_{I} + C_{c})}{G_{I}} + 1\right)}\right]$$

This equation can be rewritten as

$$PSRR^{-} = \frac{V_{ss}}{V_{out}} \approx \left(\frac{G_{II}A_{v0}}{g_{ds7}}\right) \left[\frac{\left(\frac{s}{GB} + 1\right)\left(\frac{s}{|p_2|} + 1\right)}{\left(\frac{sC_{gd7}}{g_{ds7}} + 1\right)\left(\frac{sC_c}{G_I} + 1\right)}\right]$$

Comments:

• DC gain has been increased by the ratio of  $G_{II}$  to  $g_{ds7}$ 


• Two poles instead of one, however the pole at  $-g_{ds7}/C_{gd7}$  is large and can be ignored. Using the values of Ex. 6.3-1 and assume that  $C_{ds7} = 10$  fF, gives,


PSRR(0) = 76.7dB and Poles at -71.2kHz and -149MHz


© P.E. Allen - 2002

Page 180-10


© P.E. Allen - 2002











### **SUMMARY**

- PSRR is a measure of the influence of power supply ripple on the op amp output voltage
- PSRR can be calculated by putting the op amp in the unity-gain configuration with the input shorted.
- The Miller compensation capacitor allows the power supply ripple at the output to be large
- The two-stage op amp will never have good PSRR unless some modifications are made.