LECTURE 310 – HIGH SPEED/FREQUENCY OP AMPS (READING: AH – 368-384)

Objective

The objective of this presentation is:

- 1.) Explore op amps having high frequency response and/or high slew rate
- 2.) Give examples

Outline

- Extending the GB of conventional op amps
- Switched op amps
- Current feedback op amps
- Programmable gain amplifiers
- Parallel path op amps
- Summary

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

Page 310-2

© P.E. Allen - 2002

What is the Influence of GB on the Frequency Response?

The op amp is primarily designed to be used with negative feedback. When the product of the op amp gain and feedback gain (loss) is not greater than unity, negative feedback does not work satisfactorily.

Example of a gain of -10 voltage amplifier:



What causes the *GB*? We know that

$$GB = \frac{g_m}{C}$$

where g_m is the transconductance that converts the input voltage to current and *C* is the capacitor that causes the dominant pole.

This relationship assumes that all higher-order poles are greater than GB.



A Procedure to Increase the GB of a Two-Stage Op Amp

1.) Use the nulling zero to cancel the closest pole beyond the dominant pole.

2.) The maximum GB would be equal to the magnitude of the second closest pole beyond the dominant pole.

3.) Adjust the dominant pole so that $GB \approx 2.2x$ (second closest pole beyond the dominant pole)

Illustration which assumes that p_2 is the next closest pole beyond the dominant pole:



Example 7.2-1 - Increasing the GB of the Op Amp Designed in Ex. 6.3-1



Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

Example 7.2-1 - Continued

 C_{gs6} is given by Eq. (10b) of Sec. 3.2 and is

$$\begin{split} C_{gs6} &= CGDO \cdot W_6 + 0.67 (C_{ox} W_6 L_6) = (220 \mathrm{x} 10^{-12})(94 \mathrm{x} 10^{-6}) + (0.67)(24.7 \mathrm{x} 10^{-4})(94 \mathrm{x} 10^{-12}) \\ &= 20.7 \mathrm{fF} + 154.8 \mathrm{fF} = 175.5 \mathrm{fF} \end{split}$$

 $C_{gd2} = 220 \times 10^{-12} \times 3 \mu m = 0.66 \text{fF}$ and $C_{gd4} = 220 \times 10^{-12} \times 15 \mu m = 3.3 \text{fF}$

Therefore, $C_I = 11.5\text{fF} + 37.8\text{fF} + 175.5\text{fF} + 0.66\text{fF} + 3.3\text{fF} = 228.8\text{fF}$. Although C_{bd2} and C_{bd4} will be reduced with a reverse bias, let us use these values to provide a margin. In fact, we probably ought to double the whole capacitance to make sure that other layout parasitics are included. Thus let C_I be 300fF.

In Ex. 6.3-2, R_z was 4.591k Ω which gives $p_4 = -0.726 \times 10^9$ rads/sec.

2.) Using the nulling zero, z_1 , to cancel p_2 , gives p_4 as the next smallest pole.

For 60° phase margin $GB = |p_4|/2.2$ if the next smallest pole is more than 10GB.

:. $GB = 0.726 \times 10^9 / 2.2 = 0.330 \times 10^9$ rads/sec. or 52.5MHz.

This value of *GB* is designed from the relationship that $GB = g_{m1}/C_c$. Assuming g_{m1} is constant, then $C_c = g_{m1}/GB = (94.25 \times 10^{-6})/(0.330 \times 10^9) = 286$ fF. It might be useful to increase g_{m1} in order to keep C_c above the surrounding parasitic capacitors ($C_{gd6} = 20.7$ fF). The success of this method assumes that there are no other roots with a magnitude smaller than 10*GB*.

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 310 - High Speed/Frequency Op Amps (3/23/04)

Example 7.2-2 - Increasing the GB of the Folded Cascode Op Amp of Ex. 6.5-3



Lecture 310 - High Speed/Frequency Op Amps (3/23/04)

Example 7.2-2 - Continued

Let us evaluate each of these poles.

1,) For p_A , the resistance R_A is approximately equal to g_{m6} and C_A is given as

 $C_A = C_{gs6} + C_{bd1} + C_{gd1} + C_{bd4} + C_{bs6} + C_{gd4}$

From Ex. 6.5-3, $g_{m6} = 744.6\mu$ S and capacitors giving C_A are found using the parameters of Table 3.2-1 as,

$$C_{gs6} = (220 \times 10^{-12} \cdot 80 \times 10^{-6}) + (0.67)(80 \times 10^{-6} \cdot 10^{-6} \cdot 24.7 \times 10^{-4}) = 149 \text{fF}$$

$$C_{bd1} = (770 \times 10^{-6})(35.9 \times 10^{-6} \cdot 2 \times 10^{-6}) + (380 \times 10^{-12})(2 \cdot 37.9 \times 10^{-6}) = 84 \text{fF}$$

$$C_{gd1} = (220 \times 10^{-12} \cdot 35.9 \times 10^{-6}) = 8 \text{fF}$$

$$C_{bd4} = C_{bs6} = (560 \times 10^{-6})(80 \times 10^{-6} \cdot 2 \times 10^{-6}) + (350 \times 10^{-12})(2 \cdot 82 \times 10^{-6}) = 147 \text{fF}$$
and
$$C_{gd4} = (220 \times 10^{-12})(80 \times 10^{-6}) = 17.6 \text{fF}$$
Therefore,
$$C_A = 149 \text{fF} + 84 \text{fF} + 8 \text{fF} + 147 \text{fF} + 17.6 \text{fF} + 147 \text{fF} = 0.553 \text{pF}$$
Thus,
$$p_A = \frac{-744.6 \times 10^{-6}}{0.553 \times 10^{-12}} = -1.346 \times 10^9 \text{ rads/sec.}$$
2.) For the pole, p_B , the capacitance connected to this node is
$$C_B = C_{gd2} + C_{bd2} + C_{gs7} + C_{gd5} + C_{bd5} + C_{bs7}$$

2.)

Example 7.2-2 - Continued

The various capacitors above are found as

$$\begin{split} C_{gd2} &= (220 \mathrm{x} 10^{-12} \cdot 35.9 \mathrm{x} 10^{-6}) = 8 \mathrm{fF} \\ C_{bd2} &= (770 \mathrm{x} 10^{-6})(35.9 \mathrm{x} 10^{-6} \cdot 2 \mathrm{x} 10^{-6}) + (380 \mathrm{x} 10^{-12})(2 \cdot 37.9 \mathrm{x} 10^{-6}) = 84 \mathrm{fF} \\ C_{gs7} &= (220 \mathrm{x} 10^{-12} \cdot 80 \mathrm{x} 10^{-6}) + (0.67)(80 \mathrm{x} 10^{-6} \cdot 10^{-6} \cdot 24.7 \mathrm{x} 10^{-4}) = 149 \mathrm{fF} \\ C_{gd5} &= (220 \mathrm{x} 10^{-12})(80 \mathrm{x} 10^{-6}) = 17.6 \mathrm{fF} \end{split}$$

and

$$C_{bd5} = C_{bs7} = (560 \times 10^{-6})(80 \times 10^{-6} \cdot 2 \times 10^{-6}) + (350 \times 10^{-12})(2 \cdot 82 \times 10^{-6}) = 147 \text{fF}$$

The value of C_B is the same as C_A and g_{m6} is assumed to be the same as g_{m7} giving $p_B = p_A = -1.346 \times 10^9$ rads/sec.

3.) For the pole, p_6 , the capacitance connected to this node is

$$C_6 = C_{bd6} + C_{gd6} + C_{gs8} + C_{gs9}$$

The various capacitors above are found as

 $C_{bd6} = (560 \times 10^{-6})(80 \times 10^{-6} \cdot 2 \times 10^{-6}) + (350 \times 10^{-12})(2 \cdot 82 \times 10^{-6}) = 147 \text{fF}$

 $C_{gs8} = (220 \times 10^{-12} \cdot 36.4 \times 10^{-6}) + (0.67)(36.4 \times 10^{-6} \cdot 10^{-6} \cdot 24.7 \times 10^{-4}) = 67.9 \text{fF}$

and

$$C_{gs9} = C_{gs8} = 67.9 \text{fF}$$
 $C_{gd6} = C_{gd5} = 17.6 \text{fF}$

Therefore,

$$C_6 = 147$$
fF + 17.6fF + 67.9fF + 67.9fF = 0.300pF

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

Example 7.2-2 - Continued

From Ex. 6.5-3, $R_2 = 2k\Omega$ and $g_{m6} = 744.6 \times 10^{-6}$. Therefore, p_6 , can be expressed as

$$p_6 = \frac{1}{(2x10^3 + (10^6/744.6))0.300x10^{-12})} = 0.966x10^9 \text{ rads/sec.}$$

4.) Next, we consider the pole, p_8 . The capacitance connected to this node is

 $C_8 = C_{bd10} + C_{gd10} + C_{gs8} + C_{bs8}$

These capacitors are given as,

 $C_{bs8} = C_{bd10} = (770 \times 10^{-6})(36.4 \times 10^{-6} \cdot 2 \times 10^{-6}) + (380 \times 10^{-12})(2 \cdot 38.4 \times 10^{-6}) = 85.2 \text{fF}$ $C_{gs8} = (220 \times 10^{-12} \cdot 36.4 \times 10^{-6}) + (0.67)(36.4 \times 10^{-6} \cdot 10^{-6} \cdot 24.7 \times 10^{-4}) = 67.9 \text{fF}$

and

 $C_{gd10} = (220 \times 10^{-12})(36.4 \times 10^{-6}) = 8 \text{fF}$

The capacitance C_8 is equal to

 $C_8 = 67.9 \text{fF} + 8 \text{fF} + 85.2 \text{fF} + 85.2 \text{fF} = 0.246 \text{pF}$

Using the g_{m8} of Ex. 6.5-3 of 774.6µS, the pole p_8 is found as, $-p_8 = 3.149 \times 10^9$ rads/sec. 5.) The capacitance for the pole at p_9 is identical with C_8 . Therefore, since g_{m9} is also

774.6µS, the pole p9 is equal to p8 and found to be $-p9 = 3.149 \times 10^9$ rads/sec.

6.) Finally, the capacitance associated with p_{10} is given as

$$C_{10} = C_{gs10} + C_{gs11} + C_{bd8}$$

These capacitors are given as

 $ECE\ 6412\$ - Analog Integrated Circuit Design - II

© P.E. Allen - 2002

Example 7.2-2 - Continued

and

 $C_{gs10} = C_{gs11} = (220 \times 10^{-12} \cdot 36.4 \times 10^{-6}) + (0.67)(36.4 \times 10^{-6} \cdot 10^{-6} \cdot 24.7 \times 10^{-4}) = 67.9 \text{fF}$ $C_{re} = (770 \times 10^{-6})(36.4 \times 10^{-6} \cdot 2 \times 10^{-6}) + (380 \times 10^{-12})(2.38.4 \times 10^{-6}) = 85.2 \text{fF}$

$$C_{bd8} = (770 \times 10^{-6})(36.4 \times 10^{-6} \cdot 2 \times 10^{-6}) + (380 \times 10^{-12})(2 \cdot 38.4 \times 10^{-6}) = 85.2 \text{fF}$$

Therefore,

$$C_{10} = 67.9 \text{fF} + 67.9 \text{fF} + 85.2 \text{fF} = 0.221 \text{pF}$$

which gives the pole p_{10} as -744.6x10-6/0.246x10-12 = -3.505x109 rads/sec.

The poles are summarized below:

 $p_A = -1.346 \times 10^9 \text{ rads/sec}$ $p_B = -1.346 \times 10^9 \text{ rads/sec}$ $p_6 = -0.966 \times 10^9 \text{ rads/sec}$

 $p_8 = -3.149 \times 10^9 \text{ rads/sec}$ $p_9 = -3.149 \times 10^9 \text{ rads/sec}$ $p_{10} = -3.505 \times 10^9 \text{ rads/sec}$

The smallest of these poles is p_6 . Since p_A and p_B are not much larger than p_6 , we will find the new *GB* by dividing p_6 by 5 (rather than 2.2) to get 200x10⁶ rads/sec. Thus the new *GB* will be 200/2 π or 32MHz. The magnitude of the dominant pole is given as

$$p_{dominant} = \frac{GB}{A_{vd}(0)} = \frac{200 \times 10^6}{7,464} = 26,795 \text{ rads/sec.}$$

The value of load capacitor that will give this pole is

$$C_L = \frac{1}{p_{dominant} \cdot R_{out}} = \frac{1}{26.795 \times 10^3 \cdot 19.4 \text{M}\Omega} \approx 1.9 \text{pF}$$

Therefore, the new $GB = 32 \text{MHz}$ compared with the old $GB = 10 \text{MHz}$.

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

Conclusion for Increasing the GB of Op Amps

Maximum GB depends on the input transconductance and the capacitance that causes the dominant pole.

Quantity	MOSFET Op Amp	BJT Op Amp
g _m dependence	$\sqrt{2K' \left(\frac{W}{L}\right)} I_D$	$\frac{I_{C}}{kT/q} = \frac{I_{C}}{V_{t}}$
Maximum g _m	≈ 1 mA/V	≈ 20 mA/V
GB for 10pF	15 MHz	300 MHz
GB for 1pF	150 MHz	3 GHz

Note that the power dissipation will be large for large GB because current is needed for large g_m .

Assumption:

All higher-order roots are above GB.

The larger *GB*, the more difficult this becomes.

Conclusion:

- The best CMOS op amps have a GB of 10-50MHz
- The best BJT op amps have a *GB* of 100-200MHz

ECE 6412 - Analog Integrated Circuit Design - II

Page 310-12

© P.E. Allen - 2002

Switched Amplifiers

Switched amplifiers are time varying circuits that yield circuits with smaller parasitic capacitors and therefore higher frequency response. Such circuits are called *dynamically biased*.

- Switched amplifiers require a nonoverlapping clock
- Switched amplifiers only work during a portion of a clock period
- Bias conditions are setup on one clock phase and then maintained by capacitance on the active phase
- Switched amplifiers use switches and capacitors resulting in feedthrough problems
- Simplified circuits on the active phase minimize the parasitics

Typical clock:



ECE 6412 - Analog Integrated Circuit Design - II

© P.E. Allen - 2002

Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

Page 310-14

Dynamically Biased Inverting Amplifier



During phase 1 the offset and bias of the inverter is sampled and applied to C_{OS} and C_B . During phase 2 C_{OS} is connected in series with the input and provides offset canceling plus bias for M1. C_B provides the bias for M2.

(This circuit illustrates the concept of switched amplifiers but is too simple to illustrate the reduction of bias parasitics.)

Dynamically Biased, Push-Pull, Cascode Op Amp



Push-pull, cascode amplifier: M1-M2 and M3-M4

Bias circuitry: M5-M6- C_2 and M7-M8- C_1

Parasitics can be further reduced by using a double-poly process to eliminate bulk-drain and bulk-source capacitances at the drain of M1-source of M2 and drain of M4-source of M3 (see Fig. 6.5-5).

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

Dynamically Biased, Push-Pull, Cascode Op Amp - Continued

Operation:



Equivalent circuit during the ϕ_1 clock period



Equivalent circuit during the ϕ_2 clock period. Fig. 7.2-6

© P.E. Allen - 2002

Dynamically Biased, Push-Pull, Cascode Op Amp - Continued

This circuit will operate on both clock phases[†].



Performance (1.5µm CMOS):

- 1.6mW dissipation
- $GB \approx 130$ MHz (C_L =2.2pF)
- Settling time of $10ns (C_L=10pF)$

This amplifier was used with a 28.6MHz clock to realize a 5thorder switched capacitor filter having a cutoff frequency of 3.5MHz.

S. Masuda, et. al., "CMOS Sampled Differential Push-Pull Cascode Op Amp," Proc. of 1984 International Symposium on Circuits and Systems, Montreal, Canada, May 1984, pp. 1211-12-14. © P.E. Allen - 2002

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 310 - High Speed/Frequency Op Amps (3/23/04)

Current Feedback Op Amps

Why current feedback:

- Higher GB
- Less voltage swing \Rightarrow more dynamic range

What is a current amplifier?



Requirements:

$$i_{o} = A_{i}(i_{1} - i_{2})$$
$$R_{i1} = R_{i2} = 0\Omega$$
$$R_{o} = \infty$$

Ideal source and load requirements:

$$\begin{aligned} R_{source} &= \infty \\ R_{Load} &= 0 \Omega \end{aligned}$$



Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

Bandwidth Advantage of a Current Feedback Amplifier - Continued

The unity-gainbandwidth is,

$$GB = |A_{\nu}(0)| \ \omega_{-3dB} = \frac{R_2 A_o}{R_1(1+A_o)} \cdot \omega_A(1+A_o) = \frac{R_2}{R_1} A_o \cdot \omega_A = \frac{R_2}{R_1} GB_i$$

where GB_i is the unity-gainbandwidth of the current amplifier. Note that if GB_i is constant, then increasing R_2/R_1 (the voltage gain) increases GB. Illustration:



Note that $GB_2 > GB_1 > GB_i$

The above illustration assumes that the GB of the voltage amplifier realizing the voltage buffer is greater than the GB achieved from the above method.

ECE 6412 - Analog Integrated Circuit Design - II

A Simple Current Mirror Implementation of a High Frequency Amplifier

Since the gain of the current amplifier does not need to be large, consider a unity-gain current mirror implementation:



An inverting amplifier with a gain of 10 is achieved if $R_2 = 20R_1$ assuming the gain of the current mirror is unity.

р

What is the *GB* of this amplifier?

$$GB = |A_{\nu}(0)|_{\omega-3dB} = \frac{R_2 A_o}{R_1(1+A_o)} \cdot \frac{1}{R_2 C_o} = \frac{A_o}{(1+A_o)R_1 C_o} = \frac{1}{2R_1 C_o}$$

where C_0 is the capacitance seen at the output of the current mirror.

If $R_1 = 10$ k Ω and $C_o = 250$ fF, then GB = 31.83 MHz.

Limitations:

$$R_1 > R_{in} = 1/g_{m1}$$
 and $R_2 < r_{ds2} || r_{ds6} \Rightarrow \frac{R_2}{R_1} << g_{m1}(r_{ds2} || r_{ds6})$

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

A Wide-Swing, Cascode Current Mirror Implementation of a High Frequency Amplifier

The current mirror shown below increases the value of R_2 by increasing the output resistance of the current mirror.



Page 310-22

© P.E. Allen - 2002

Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

Example 7.2-3 - Design of a High GB Voltage Amplifier using Current Feedback

Design the wide-swing, cascode voltage amplifier to achieve a gain of -10V/V and a *GB* of 500MHz which corresponds to a -3dB frequency of 50MHz.

<u>Solution</u>

Since we know what the gain is to be, let us begin by assuming that C_o will be 100fF. Thus to get a *GB* of 500MHz, R_1 must be 3.2k Ω and $R_2 = 32k\Omega$. Therefore, $1/g_{m1}$ must be less than 3200 Ω (say 300 Ω). Therefore we can write

$$g_{m1} = \sqrt{2KI'(W/L)} = \frac{1}{300\Omega} \rightarrow 5.56 \times 10^{-6} = K' \cdot I \cdot \frac{W}{L} \rightarrow 0.0505 = I \cdot \frac{W}{L}$$

At this point we have a problem because if W/L is small to minimize C_o , the current will be too high. If we select $W/L = 200 \mu m/1 \mu m$ we will get a current of 0.25mA. However, using this W/L for M4 and M6 will give a value of C_o that is greater than 100fF. Therefore, select W/L = 200 for M1, M3, M5 and M7 and $W/L = 20 \mu m/1 \mu m$ for M2, M4, M6, and M8 which gives a current in these transistors of 25 μ A.

Since R_2/R_1 is multiplied by 1/11 let R_2 be 110 times R_1 or 352k Ω .

Now select a *W/L* for M12 of $20\mu m/1\mu m$ which will now permit us to calculate C_o . We will assume zero-bias on all voltage dependent capacitors. Furthermore, we will assume the diffusion area as $2\mu m$ times the *W*. C_o can be written as

$$C_o = C_{gd4} + C_{bd4} + C_{gd6} + C_{bd6} + C_{gs12}$$

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

Example 7.2-3 - Design of a High *GB* Voltage Amplifier using Current Feedback - Cont'd

The information required to calculate these capacitors is found from Table 3.2-1. The various capacitors are,

 $C_{gd4} = C_{gd6} = CGDO \times 10 \mu m = (220 \times 10^{-12})(20 \times 10^{-6}) = 4.4 \text{fF}$

 $C_{bd4} = CJ x A D_4 + CJ SW x P D_4 = (770 x 10^{-6})(20 x 10^{-12}) + (380 x 10^{-12})(44 x 10^{-6}) = 15.4 \text{fF} + 16.7 \text{fF} = 32.1 \text{fF}$

 $C_{bd6} = (560 \times 10^{-6})(20 \times 10^{-12}) + (350 \times 10^{-12})(44 \times 10^{-6}) = 26.6 \text{fF}$

 $C_{gs12} = (220 \times 10^{-12})(20 \times 10^{-6}) + (0.67)(20 \times 10^{-6} \cdot 10^{-6} \cdot 24.7 \times 10^{-4}) = 37.3 \text{fF}$

Therefore,

 $C_o = 4.4 \text{fF} + 32.1 \text{fF} + 4.4 \text{fF} + 26.6 \text{fF} + 37.3 \text{fF} = 105 \text{fF}$

Note that if we had not reduced the *W/L* of M2, M4, M6, and M8 that C_o would have easily exceeded 100fF. Since 105fF is close to our original guess of 100fF, let us keep the values of R_1 and R_2 . If this value was significantly different, then we would adjust the values of R_1 and R_2 so that the *GB* is 500MHz. One must also check to make sure that the input pole is greater than 500MHz.

The design is completed by assuming that $I_{Bias} = 100\mu$ A and that the current in M9 through M12 be 100 μ A. Thus $W_{13}/L_{13} = W_{14}/L_{14} = 20\mu$ m,/1 μ m and W_9/L_9 through W_{12}/L_{12} are 20 μ m/1 μ m.

© P.E. Allen - 2002

© P.E. Allen - 2002





Example 7.2-3 - Continued



Simulation Results:

 $f_{-3dB} \approx 38$ MHz $GB \approx 300$ MHz Closed-loop gain = 18dB (Loss of -2dB is attributed to source follower and R_1)

Note second pole at about 1GHz. To get these results, it was necessary to bias the input at -1.7VDC using $\pm 3V$ power supplies.

If R_1 is decreased to $1k\Omega$ results in:

Gain of 26.4dB, $f_{-3dB} = 32MHz$, and GB = 630MHz

ECE 6412 - Analog Integrated Circuit Design - II

© P.E. Allen - 2002

Page 310-26

Lecture 310 – High Speed/Frequency Op Amps (3/23/04)

A 71 MHz Programmable Gain Amplifier using a Current Amplifier

The following circuit has been submitted for fabrication in 0.25µm CMOS:



 R_1 and the current mirrors are used for gain variation. R_2 is fixed. Can cascade this amplifier for higher gains

 $BW = BW_i \sqrt{2^{1/n} - 1}$ for $n = 2, BW = 0.64 BW_i$



ECE 6412 - Analog Integrated Circuit Design - II

Uses 3 ac-coupled stages.

First stage (0-20dB, common source for matching and NF):



 $R_{in} = 330\Omega$ to match source driving requirement All current sinks are identical for the differential switches. Dominant pole at 150MHz.

[†] P. Orsatti, F. Piazza, and Q. Huang, "A 71 MHz CMOS IF-Basdband Strip for GSM, IEEE J. Solid-State Circuits, vol. 35, No. 1, Jan. 2000, pp. 104-108. © P.E. Allen - 2002

ECE 6412 - Analog Integrated Circuit Design - II

Lecture 310 - High Speed/Frequency Op Amps (3/23/04)

<u>A 71 MHz PGA – Continued</u>

Second stage (-10dB to 20dB):



For $V_{DD} = 2.5$ V, at 60dB gain, the total current is 2.6mA $IIP_3 \approx +1 \text{dBm}$

Parallel Path Op Amps

This type of op amp combines a high-gain, low-frequency path with a low-gain, high-frequency path.



[†] R.G.H. Eschauzier and J.H.Huijsing, *Frequency Compensation Techniques for Low-Power Operational Amplifiers*, Kluwer Academic publishers, 1995, Chapter 6.





SUMMARY

- Normal op amps limited by g_m/C
- Typical limit for CMOS op amp is $GB \approx 50$ MHz
- Other approaches to high frequency CMOS op amps: Current amplifiers (Transimpedance amplifiers) Switched amplifier (simplifies the circuit ⇒ reduce capacitances) Parallel path op amps (compensation becomes more complex)
- What does the future hold?

Reduction of channel lengths mean:

- * Reduced capacitances \Rightarrow Higher *GB*'s
- * Higher transconductances (larger values of K') \Rightarrow Higher GB's
- * Increased channel conductance \Rightarrow Lower gains (more stages required)
- * Reduction of power supply \Rightarrow Increased capacitances

In other words, there should be some improvement in op amp *GB*'s but it won't be inversely proportional to the decrease in channel length. I.e. maybe *GB*'s \approx 100MHz for 0.2µm CMOS.

ECE 6412 - Analog Integrated Circuit Design - II

© P.E. Allen - 2002