

# **RESEARCH OVERVIEW IN ANALOG IC DESIGN**

**February 17, 2000**

Prof. Phillip E. Allen  
School of Electrical and Computer Engineering  
Georgia Institute of Technology  
pallen@ece.gatech.edu

## **OUTLINE**

- **Electronic Design Applications Area**
- **Analog Integrated Circuit Research Program**
  - On-chip filter research**
  - High-performance frequency synthesizers**
  - 1.5V, 1mW, 98dB  $\Delta\Sigma$  analog-digital converter**
  - On-chip, DC-DC conversion**
  - Recent publications**
- **Summary**

## **ELECTRONIC DESIGN AND APPLICATIONS AREA**

### **WHAT IS THE EDA AREA?**

The EDA area is a group of faculty, graduate students, and courses in the area of electronic design using both discrete and integrated circuit technology.

The key activity of this area is design.

### **FACULTY**

Phillip Allen - Analog IC design

Martin Brooke - Analog IC design

Alvin Connelly - Analog IC design

Stephen DeWeerth - Analog VLSI design

Robert Feeney - RF circuits and systems design

Paul Hasler - Floating gate MOS applications in analog IC design

David Hertling - RF circuits and systems design

Steve Kenny - RF amplifiers and systems


Joy Laskar - Microwave circuits design

Marshal Leach - Audio circuit and systems design

Bill Sayle - Electronic design

John Uyemura - Digital IC design

## SEMESTER CURRICULUM IN ELECTRONIC DESIGN APPLICATIONS



PEA 2/15/00

## **ANALOG INTEGRATED CIRCUIT RESEARCH PROGRAM**

### **OBJECTIVE**

- Apply analog circuit design methods to standard technology to achieve improved performance
  - Increased frequency
  - Decreased power
  - Reduced area
  - Increased accuracy (dynamic range)
- Develop new design techniques and methods to increase the effectiveness of analog circuit design
  - Enhanced resuability and reconfigurability
  - Understand the implications of differing technology
  - Capture design expertise
  - Increased design robustness


### **FOCUS**

Wireless analog IC design particularly on-chip filters and low-phase noise frequency synthesizers suitable for software programmable radio applications.

## **PRESENT PROJECTS**

- RF on-chip filters for band selection - *Mustafa Koroglu*
- IF on-chip filters for channel selection
  - Switched current filters with reduced clock feedthrough - *Ganesh Balachandran*
  - Low power bandpass, sigma-delta modulators for IF conversion - *Changhyuk Cho*
  - Wide-dynamic range filters - *Fang Lin*
  - Log domain filters using BiCMOS technology - *Franklin Bien*
  - Low power filters - *Zhiwei Dong*
  - Tuning algorithms for low power, high-accuracy continuous time filters - *Tien Pham*
- Frequency synthesizers
  - CMOS fractional-N and integer-N frequency synthesizer - *Benyong Zhang (NSC)*
  - SiGe frequency synthesizer for OFDM applications - *Han-Woong Son*
- Efficient, on-chip, DC-DC conversion and regulation - *Dr. Habetler, Wei-Chung Wu, Jonathan Griffith*
- Noise insensitive analog signal processing in a mixed signal environment - *Eric Kim*
- Op amps with gain-bandwidths of greater than 500MHz in standard CMOS - *Naratip Wongkomet*
- Low power, delta-sigma analog-digital converters - *Oguz Altun (TI)*
- A prefabricated design experience with CMOS op amps - *Lee-Kyung Kwon*
- A web-based analog testing capability - *Kyong-Pil Jeong*
- 1/f noise measurements for short-channel CMOS - *Hoon Lee*

## ON-CHIP FILTER RESEARCH




## REVIEW OF SOME ON-CHIP FILTER RESEARCH PROGRESS

- On-Chip Image-Reject Filters - Mustafa Koroglu
- Improved Memory Cells for Switched-Current Filters - Ganesh Balachandran
- Low Power Baseband Filters - Zhiwei Dong
- Tuning Algorithms for Continuous Time Filters - Tien Pham

## Superheterodyne Receivers

## Superheterodyne Receiver Architecture



- **Prefilter**      Low NF : Its NF directly adds to the overall NF  
                          High DR :  $>$  DR of incoming signals
- **Image Filter**    NF requirement relaxed (LNA)  
                          DR requirement relaxed too if AGC techniques are employed
- **IF Filter**        High Q



Superheterodyne Receivers

## Challenges & Advantages

- **Noise, linearity, dynamic range** (general RF considerations)
- **Image problem**

The higher the IF frequency, the more image suppression
- **Channel Filtering**


High Q off-chip bandpass filters used (integrated filter are noisy)

The higher the IF frequency, the higher the Q
- **Trade-off between Image-rejection and channel selection!**
- **No DC offset problem**

DC offset removed by ac coupling. Very robust to LO feedthrough second order nonlinearity effects that can result in dc offset.
- **Flicker noise less harmful**


On-chip Image-reject Filters

# Image-reject Filters using on-chip Spiral Inductors



$$\frac{V_o(s)}{V_i(s)} = g_{m1} \frac{sL_2 + r_{s2}}{s^2 L_2 C_2 + s r_{s2} C_2 + 1} \frac{s^2 + \left(\frac{r_{s1}}{L} - \frac{G}{C_1}\right)s + (1 - G r_{s1})/LC}{s^2 + \frac{r_{s1}}{L}s + \frac{1}{LC}}$$

$$G = \frac{g_{m2} g_{m3}}{g_{m1}}$$



## Challenges & Benefits

- **Automatic tuning required**

During TX, filter is converted to a VCO and using a PLL, VCO frequency is set to the desired reference frequency

An amplitude-locked-loop is used to limit the oscillation amplitude by varying  $g_{m3}$  to make sure small-signal behavior

- **No linearity degradation as in active bandpass filters**

9dBm IP3 is simulated using 5.4 nH spiral inductors with Q of 6 and 6 mA total current consumption (BiCMOS 0.35um)


- **Image rejection limited by**

matching between the transconductors  $g_{m1}$  and  $g_{m2}$  (for 40dB, 1% required)


width of the image band (  $IR \propto \Delta W_{image} / \omega_{image}$  )

On-chip Image-reject Filters

# Image-reject Filter with Tuning Circuitry



# Improved Memory Cells for Switched-Current Filters



A low-voltage fully differential memory cell

*G.K. Balachandran and P.E. Allen, Electronics Letters, Dec. 9, 1999.*

## *Research Emphasis*

- Design of memory cells with very low charge-feedthrough
- Development of Novel differential current-mode structures with common-mode feedback for low-voltage operation
- Develop new architectures for Switched-Current filters

## What affects integrator power dissipation?

The power dissipation equation is:

$$P = N \cdot \frac{I_o}{I_{signal}} \cdot V_{dd} \cdot \sqrt{2DR} \cdot \sqrt{i_{total}^2}$$

where  $I_o$  is the bias current of the integrator,  $N$  is the number of the bias current of the integrator.

The power dissipation is determined by

1. Number of bias current  $N$
2. The harmonic distortion HD,
3. Supplied voltage  $V_{dd}$
4. Dynamic range DR
5. Noise power

## Switch Capacitor Integrator

The transfer function of the SC integrator is:

$$\frac{d}{dt}V_{out} = \frac{C_1}{T \cdot C_2}V_{in}$$

Advantages:

1. Tunable of clock frequency  $1/T$ ,
2. Controllable of the ratio of  $C_1$  to  $C_2$ .

The gain bandwidth of the amplifier is:

$$GB = \frac{2}{HD} \cdot (s + \omega_a)$$

where HD is the harmonic distortion and  $\omega_a$  is the 3dB frequency of the op amp.

If  $HD=1/100$  and  $s = \omega_a = 1\text{MHz}$ , we can get  $GB=0.4\text{GHz}$ ,  $Av_d(0)=400$ . For the operational amplifier with this performance, the power dissipation is around the 10mW level. This power dissipation is too large for a low power filter.

Therefore the SC integrator is not suitable for low power high frequency filters.




Figure 2

## Gm-C Integrator

The transfer function of the Gm-C integrator is:

$$\frac{d}{dt}V_{out} = \frac{Gm}{C}V_{in}; \left(Gm = \frac{1}{2}K\frac{W}{L}(V_{on1} + V_{on2})\right)$$

where  $V_{on}$  is the gate source voltage  $V_{gs}$  minus threshold voltage  $V_t$ .

Advantages:

1. it is Simple
2. It can work over a large frequency range.

The power dissipation of this circuit as follows:

$$P = 3 \cdot I_o \cdot V_{dd} = \frac{4 \cdot V_T \cdot q \cdot K \cdot \frac{W}{L} \cdot DR}{\pi \cdot C \cdot HD} V_{dd}$$

Let  $f=1\text{MHz}$ ,  $C=10\text{pF}$ ,  $W/L=5$ ,  $DR=60\text{DB}$ ,  $HD=1/100$ ,  $V_{dd}=2\text{V}$  and  $K=110\mu\text{S/V}$ , the power dissipation of this integrator can be resulted  $58.3\mu\text{W}$ . The power level of the filter made up by this kind of integrator is about  $0.5\text{mW}$ , it is too large for a low power filter.




Figure 3







## The power dissipation analysis of a constant Gm-C integrator

There is very little harmonic distortion for this integrator,  $I_{\text{signal}} = I_o$ . The dynamic range equation is given by:

$$DR = \frac{\frac{1}{2} i_{\text{signal}}^2}{i_{\text{total}}^2} = \frac{\frac{1}{2} i_o^2}{i_{\text{total}}^2} = \frac{\pi \cdot C \cdot V_{on}^2}{24 \cdot V_T \cdot q} = \frac{\pi \cdot C \cdot I_o}{16 \cdot V_T \cdot q \cdot K \cdot \frac{W}{L}}$$

and the power dissipation of this integrator as:

$$P = I_{\text{total}} \cdot V_{dd} = 3 \cdot I_o \cdot V_{dd} = \frac{48 \cdot V_T \cdot q \cdot K \cdot \frac{W}{L} \cdot DR}{\pi \cdot C} V_{dd}$$

Let  $f=1\text{MHz}$ ,  $C=10\text{pF}$ ,  $W/L=5$ ,  $DR=60\text{DB}$ ,  $V_{dd}=2\text{V}$  and  $K=110\mu\text{S/V}$ , the power dissipation is  $7.0\mu\text{W}$ .

The power dissipation is about one-eighth of the Gm-C integrator and about one-half of the log-domain integrator.

## Comparison of these four kinds of integrators

Let  $f=1\text{MHz}$ ,  $C=10\text{pF}$ ,  $W/L=5$ ,  $DR=60\text{DB}$ ,  $HD=1/100$ ,  $V_{dd}=2\text{V}$ ,  $\beta =2$  and  $B=0.5$   $K=110\mu\text{S/V}$ , and from the power dissipation equations of the Gm-C, the log domain and the constant Gm-C integrator, we get the power dissipation of  $58.3\mu\text{W}$ ,  $15.4\mu\text{W}$  and  $7.00\mu\text{W}$  respectively, shown on the following table.

**Table 1: Comparison of these four kinds of integrators**

Integrator	Transfer equation	Dynamic range equation	Power dissipation equation	Power Dissipation
Switch Capacitor	$\frac{d}{dt}V_{out} = \frac{C1}{T \cdot C2}A \cdot V_{in}$	-----	-----	10mW
Gm-C	$\frac{d}{dt}V_{out} = \frac{Gm}{C}V_{in}$	$DR = \frac{3 \cdot \pi \cdot C \cdot THD \cdot I_o}{4 \cdot V_T \cdot q \cdot K \cdot \frac{W}{L}}$	$P = \frac{4 \cdot V_T \cdot q \cdot K \cdot \frac{W}{L} \cdot DR}{\pi \cdot C \cdot THD} V_{dd}$	58.3uW
Log Domain	$\frac{di_{out}}{dt} = \frac{I_o}{C \cdot V_T} \cdot (i_{in} - i_{out})$	$DR = \frac{\pi \cdot C \cdot V_T}{2 \cdot q \cdot (\beta + 2B + 1)}$	$P = 12 \cdot (\beta + 2B + 1) \cdot q \cdot \Delta f \cdot V_{dd} \cdot DR$	15.4 uW
Constant Gm-C	$\frac{d}{dt}V_{out} = \frac{Gm}{C}V_{in}$	$DR = \frac{\pi \cdot C \cdot I_o}{16 \cdot V_T \cdot q \cdot K \cdot \frac{W}{L}}$	$P = \frac{48 \cdot V_T \cdot q \cdot K \cdot \frac{W}{L} \cdot DR}{\pi \cdot C} V_{dd}$	7.00uW

Besides power dissipation, we should consider other aspects of integrator performance for filter design. The following table summarizes the advantages and disadvantages of these four kinds of integrators. From the table, we can also see the constant Gm-C is the best choice for low power dissipation.

**Table 1: Advantages and Disadvantages of Integrators**

Integrator Form	Advantages	Disadvantages
Switch Capacitor	<ol style="list-style-type: none"> <li>1. Tunable of the cutoff frequency (by changing the sampling frequency)</li> <li>2. Precisely controllable the ratio of C1 to C2</li> </ol>	<ol style="list-style-type: none"> <li>1. Harmonic distortion.</li> <li>2. Low frequency range(&lt;500khz)</li> <li>3. Large chip area,</li> </ol>
Gm-C	<ol style="list-style-type: none"> <li>1. Simple circuit.</li> <li>2. Small chip area</li> <li>3. Wide frequency range.</li> </ol>	<ol style="list-style-type: none"> <li>1. Harmonic distortion.</li> <li>2. Large power dissipation</li> </ol>
Log Domain	<ol style="list-style-type: none"> <li>1. No harmonic distortion</li> <li>2. Wide frequency range.</li> <li>3. Low power dissipation</li> </ol>	<ol style="list-style-type: none"> <li>1. High noise floor.</li> <li>2. Cutoff frequency changed with temperature .</li> <li>3. Can not be made by CMOS process.</li> <li>4. Low current gain</li> </ol>
Constant Gm-C	<ol style="list-style-type: none"> <li>1. No harmonic distortion.</li> <li>2. Wide frequency range.</li> <li>3. Low noise floor.</li> <li>4. Low power dissipation</li> </ol>	<ol style="list-style-type: none"> <li>1. Voltage shiftcircuit.</li> <li>2. Higher supplied voltage.</li> </ol>

Figure 9, shows the comparison of the filters made in the past three years. The number in the figure is the number of reference. Because the power dissipation is linear with the order of filter, and increases with the cutoff (or center) frequency, then for a fair comparison, we let  $\log(\text{power}/(\text{order} \times \text{cutoff frequency}))$  as the vertical axis, and dynamic range as the horizontal axis. Three integrators analyzed in this report are also shown in the figure as 'news'. From the figure, we can find that constant Gm-C filters dissipates at the lowest power. And switch capacitor filters and Gm-C filters are at the same power dissipation level.




Figure 9

## HIGH PERFORMANCE FREQUENCY SYNTHESIZERS

(Frequency Synthesizers for Programmable Radios)

### PLL-Based Fractional-N Frequency Synthesizer

- 0.5 $\mu$ m CMOS
- 1GHz
- -110dBc/Hz at 200kHz
- Sideband spurs -73.5dBc
- 43mW with 3.3V supply
- CICC'98

### Fractional-N and Integer-N Agile Frequency Synthesizer

- 0.25 $\mu$ m CMOS
- 1GHz
- Low phase-noise
- Agile, switching time < 50 $\mu$ s
- Wide tuning range  $\pm$ 10%
- Low power, low voltage

### Wide-Range, High-Frequency Frequency Synthesizer

- 0.35 $\mu$ m SiGe BiCMOS
- 5.4 GHz
- Low phase-noise
- Switching time < 100 $\mu$ s
- Wide tuning range 1-6GHz
- Low power, low voltage

### Multiple Standard Frequency Synthesizers

Tentative Specifications:

- Wide tuning range
- Agile, fast switching
- Low phase-noise
- Low power
- Low sideband spurs


## Frequency Synthesizer Research Efforts

- **PLL-Based Fractional-N Frequency Synthesizer - Byeong-Ha Park**
- **Fractional-N and Integer-N Agile Frequency Synthesizer - Benyong Zhang**
- **Wide-Range, High-Frequency Frequency Synthesizer - Han-Woong Son**



# Low Phase-Noise Frequency Synthesizer

Fractional-N frequency synthesizer with a three-stage modulator.



## Experimental Results For The Low-Phase Noise Synthesizer

### Measured Results:

Proto-type	Close-in RMS noise	Phase noise @ 200KHz	Frequency Range	Reference Spurs	2nd Harmonic	Settling Time	Loop BW	Power Dissipation
1	$\sphericalangle 2^\circ$	110dBc/Hz $^\circ$	834-965MHz	< -71dBc	-24dBc	172 $\mu$ s	20kHz	43mW@V <sub>DD</sub> =3.3V
2	$\sphericalangle 2^\circ$	110dBc/Hz $^\circ$	862-1004MHz	< -74dBc	-24dBc	172 $\mu$ s	20kHz	43mW@V <sub>DD</sub> =3.3V


B. Park and P.E. Allen, "Low-Power, Low-Phase-Noise CMOS Voltage-Controlled-Oscillator with Integrated LC Resonator," *Proceedings of International Symposium on Circuits and Sytems*, May 31-June3, 1998, Paper MAA13-22, Monterey, CA.

## 2.4 GHz CMOS Frequency Synthesizer

A fractional-N and integer-N designs are being fabricated in 0.25 $\mu\text{m}$  CMOS

- Agile, fast frequency transition  $< 50\mu\text{s}$
- Low power
- Uses a unique switched capacitor filter associated with the charge-pump

VCO using bulk tuning:



## Loop Filter Using Switched Capacitor Technique


The low pass filter in the PLL can be implemented by:

- 1.) Active filters which require an op amp
- 2.) Passive filters and a charge pump.

However, the passive filter components are generally off-chip.

A solution is to use switched capacitor techniques to achieve on-chip, quickly adjustable loop filters.


Concept:



$C_1$  and  $C_2$  are on-chip components.

## 1.5V, 1mW, 98dB $\Delta\Sigma$ ANALOG-DIGITAL CONVERTER

Microphotograph of the experimental  $\Delta\Sigma$  modulator.



## Measured 4th-Order $\Delta\Sigma$ Modulator Characteristics

Table 5.4

Measured fourth-order delta-sigma modulator characteristics	
Technology : 0.5 $\mu\text{m}$ triple-metal single-poly n-well CMOS process	
Supply voltage	1.5 V
Die area	1.02 mm x 0.52 mm
Supply current	660 $\mu\text{A}$
analog part	630 $\mu\text{A}$
digital part	30 $\mu\text{A}$
Reference voltage	0.75V
Clock frequency	2.8224MHz
Oversampling ratio	64
Signal bandwidth	20kHz
Peak SNR	89 dB
Peak SNDR	87 dB
Peak S/D	101dB
HD <sub>3</sub> @ -5dBv 2kHz input	-105dBv
DR	98 dB

A.L. Coban and P.E. Allen, "A 1.5V, 1mW Audio  $\Delta\Sigma$  Modulator with 98dB Dynamic Range," *Proc. of 1999 Int. Solid-State Circuits Conf.*, Feb. 1999, pp. 50-51.

## ON-CHIP POWER MANAGEMENT

Goal: Develop an on-chip power management scheme that provides optimum power for each block from a single, poorly regulated (battery) with all components on chip.

Requirements:

- Efficient
- Minimal area
- Compatible with standard digital CMOS technology

Capacitors  $< 100\text{pF}$

Inductors  $< 10\text{nH}$

Approach:

Power  $\propto$  Component size  $\times$  Frequency

- 1.) Reduce power to milliwatt level (many distributed converters)
- 2.) Increase the switching frequency (up to 100MHz)

## Typical Power in a Telecom Chip


One-Watt, CMOS Telecom Chip:

Function	Power	Voltage	Current	Regulation?
Micropocessor	200mW	1.5V	133mA	Moderate
Memory	250mW	2V	125mA	Moderate
Analog Front End	200mW	4V	50mA	Yes
Baseband (SCF,A/D, D/A)	100mW	3.3V	30mA	Yes
I/O Circuits	100mW	3.3	30mA	No
Digital (Filters, DSP, etc.)	100mW	1.5	67mA	Moderate
Power Control Ckts.	50mW	1-4V	-	-



## Distribution of that Power


### Off-chip conversion versus on-chip conversion



Characteristic	Off-Chip Conversion	On-Chip Conversion
Regulation	Off chip	On chip
Noise Sensitivity	High	Low
$I^2R$ Losses	Reduces circuit voltage	No effect
Reliability	Poor - off-chip circuits	All connections on chip
System Flexibility	Poor	Changes can be made locally on chip

## On-Chip Power Distribution

Example:




PwrDistScheme

- Conversion and regulation locally permits the noise on the power supply busses to be eliminated.
- Reduces the amount of external connections required for power supplies which permits lower inductance and resistance connections using multiple bonding wires.

## On-Chip DC-DC Converter

Simplified Circuit:



Performance (Simulated):

Efficiency  $\approx 75\%$

Frequency of clock = 5Mhz

Power out = 5mW

Output voltage  $\approx 2 \times$  Input

Output ripple  $\approx 20\%$  (spike during switching)

Capacitor values are 300pF and are MOS capacitors (will use fringing capacitors in next version)

## RECENT PUBLICATIONS

1. G.A. Rincon-Mora and P.E. Allen, "A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator," *J. of Solid-State Circuits*, Vol. 33, No. 1, January 1998, pp. 36-44.
2. G.A. Rincon-Mora and P.E. Allen, "Optimized Frequency-Shaping Circuit Topologies for LDO's," *Trans. on Circuits and Systems-II*, Vol. 45, No. 6, June 1998, pp. 703-708.
3. B.J. Blalock, P.E. Allen, and G.A Rincon-Mora, "Designing 1-V Op Amps Using Standard Digital CMOS Technology," *Trans. on Circuits and Systems-II*, vol. 45, no. 7, July 1998, pp. 769-780.
4. G.A. Rincon-Mora and P.E. Allen, "A 1.1-V Current-Mode and Piecewise-Linear Curvature-Corrected Bandgap Reference," *J. of Solid-State Circuits*, vol. 33, no. 10, October 1998, pp. 1551-1554.
5. B. Park and P.E. Allen, "1 GHz, low-phase noise CMOS frequency synthesizer with integrated LC VCO for wireless communications," *Proceedings of CICC*, May 1998, pp. 567-570.
6. A.L. Coban and P.E. Allen, "A 1.5V, 1mW Audio  $\Delta\Sigma$  Modulator with 98dB Dynamic Range," *Proc. of 1999 Int. Solid-State Circuit Conf.*, Feb. 1999, pp. 50-51.
7. G.K. Balachandran and P.E. Allen, "A Low-Voltage, Fully-Differential, Switched-Current Memory Cell", *Electronic Letters*, Vol. 35, No. 25, Dec. 1999, pp. 2200-2201.

## SUMMARY

- EDA
  - Converting from quarter to semester system
  - New faculty member - Prof. Steve Kenney, ON Semiconductor Jr. Professor
  - Looking for two more faculty members in analog area
- 13 Ph.D students and 2 MS students
- Program focus is on wireless applications suitable for wide range applications
- Emphasis of the research is:
  - On-chip RF, IF, and baseband filters
  - High performance frequency synthesizers
- Working closely with Prof. Joy Laskar to develop system solutions to:
  - Bluetooth 28 dBm specification in CMOS technology
  - IEEE 802 WLAN specifications in SiGe technology