


Homework Assignment No. 6 - Solutions

Problem 1 - (10 points)

For the CMOS op amp shown, find the following quantities.

- 1.) Slew rate (V/sec.)
- 2.) Positive and negative output voltage limits (all transistors remain in saturation)
- 3.) Positive and negative input common voltage limits (all transistors remain in saturation and use nominal parameter values)
- 4.) Small signal voltage gain
- 5.) Unity-gainbandwidth (MHz) and 6.) Power dissipation (mW).



Solution

$$1.) SR = \frac{I_5}{C_c} = \frac{50\mu\text{A}}{5\text{pF}} = 10^7 \text{V/second} \Rightarrow SR = 10^7 \text{V/sec}$$

$$2.) V_{SD7} = \sqrt{\frac{2I_7}{K_P(W/L)}} = \sqrt{\frac{500\mu\text{A}}{50 \cdot 50}} = 0.447\text{V} \text{ and } V_{DS6} = \sqrt{\frac{500\mu\text{A}}{110 \cdot 50}} = 0.3015\text{V}$$

$$\therefore V_{out}(\max) = 2.5 - 0.447 = 2.053\text{V} \quad \&$$

$$V_{out}(\min) = -2.5\text{V} + 0.3015\text{V} = -2.198\text{V}$$

$$3.) ICM(\min) = -2.5\text{V} + V_{GS3} - |V_{TP}| = -2.5\text{V} + \sqrt{\frac{2.25}{110 \cdot 10}} + 0.7\text{V} - 0.7\text{V}$$

$$\therefore ICM(\min) = -2.5 + 0.213 = -2.287\text{V} \Rightarrow ICM(\min) = -2.287\text{V}$$

$$ICM(\max) = ? \quad V_{SD5}(\text{sat}) = \sqrt{\frac{2.50}{50 \cdot 10}} = 0.4472\text{V} \quad \text{and} \quad V_{SG1} = \sqrt{\frac{2.25}{50 \cdot 10}} + 0.7 = 1.016\text{V}$$

$$\therefore ICM(\max) = 2.5 - V_{SD5}(\text{sat}) - V_{SG1} = 2.5 - 0.4472 - 1.016 = 1.0366\text{V}$$

$$ICM(\max) = 1.0366\text{V}$$

$$4.) A_v = \frac{g_m1 g_m6}{(g_{sd2} + g_{ds4})(g_{ds6} + g_{sd7})} \quad g_{m1} = \sqrt{\frac{2K_P W_1 I_1}{L_1}} = \sqrt{2 \cdot 50 \cdot 10 \cdot 25} = 158\mu\text{S}$$

$$g_{m6} = \sqrt{\frac{2K_P W_6 I_6}{L_6}} = \sqrt{2 \cdot 110 \cdot 50 \cdot 250} = 1658\mu\text{S} \quad G_I = 0.09 \cdot 25\mu\text{A} = 2.25\mu\text{S}$$

$$\text{and} \quad G_{II} = 0.09 \cdot 250\mu\text{A} = 22.5\mu\text{S}$$

$$\therefore A_v = \frac{158 \cdot 1658}{2.25 \cdot 22.5} = 3,489\text{V/V} \Rightarrow A_v = 5,176\text{V/V}$$

$$5.) GB = \frac{g_{m1}}{C_c} = \frac{158\mu\text{S}}{5\text{pF}} = 31.6\text{Mrads/sec} \Rightarrow GB = 5.03\text{MHz}$$

$$6.) P_{diss} = 5 \times 350\mu\text{A} = 1.75\text{mW} \Rightarrow P_{diss} = 1.75\text{mW}$$

Problem 2 - (10 points)

Bias current calculation:

$$V_{T8} + V_{ON8} + I_8 \cdot R_s = V_{dd} - V_{ss} \quad \text{or}, \quad V_{T8} + \sqrt{\frac{2 \cdot I_8}{3 \cdot K_p}} = 5 - I_8 \cdot R_s . \quad (1)$$

Solving for I_8 quadratically would give, $I_8 = 36\mu A$, $I_5 = 36\mu A$, and $I_7 = 60\mu A$

Using the formula, $g_m = \sqrt{2 \cdot K' \cdot \frac{W}{L} \cdot I}$ and $g_{ds} = \lambda I$ we get,

$$g_{m2} = 60 \mu S, \quad g_{ds2} = 0.9 \mu S, \quad g_{ds4} = 0.72 \mu S \quad (2)$$

$$g_{m6} = 363 \mu S, \quad g_{ds6} = 3 \mu S, \quad g_{ds7} = 2.4 \mu S \quad (3)$$

Small-signal open-loop gain:

The small-signal voltage gain can be expressed as,

$$A_{v1} = \frac{-g_{m2}}{(g_{ds2} + g_{ds4})} = -37 \quad \text{and} \quad A_{v2} = \frac{-g_{m6}}{(g_{ds6} + g_{ds7})} = -67$$

Thus, total open-loop gain is,

$$A_v = A_{v1} \cdot A_{v2} = 2489 \text{V/V} \quad (3)$$

Output resistance:

$$R_{out} = \frac{1}{(g_{ds6} + g_{ds7})} = 185 K\Omega \quad (5)$$

Power dissipation:

$$P_{diss} = 5(36 + 36 + 60)\mu W = 660\mu W \quad (6)$$

ICMR:

$$V_{in,max} = 2.5 - V_{T1} - V_{ON1} - V_{ON5} = 0.51V \quad (7)$$

$$V_{in,min} = -2.5 - V_{T1} + V_{T3} + V_{ON3} = -2.21V \quad (8)$$

Output voltage swing:

$$V_{0,max} = 2.5 - V_{ON7} = 1.81V \quad (9)$$

Slew Rate:

Slew rate under no load condition can be given as,

$$SR = \frac{I_5}{C_C} = 6V/\mu s$$

In presence of a load capacitor of 20 pF, slew rate would be,

$$SR = \min \left[\frac{I_5}{C_C}, \frac{I_7}{C_L} \right]$$

Problem 6.3-7 - Continued

CMRR:

Under perfectly balanced condition where $I_1 = I_2$, if a small signal common-mode variation occurs at the two input terminals, the small signal currents $i_1 = i_2 = i_3 = i_4$ and the differential output current at node (7) is zero. So, ideally, common-mode gain would be zero and the value for CMRR would be infinity.

GBW:

Let us design M9 and M10 first. Both these transistors would operate in triode region and will carry zero dc current. Thus, $V_{ds9} = V_{ds10} \cong 0$. The equation of drain current in triode region is given as,

$$I_D \cong K' \frac{W}{L} (V_{GS} - V_T) V_{DS} .$$

The on resistance of the MOS transistor in triode region of operation would be,

$$R_{ON} = K' \frac{W}{L} (V_{GS} - V_T) .$$

It is intended to make the effective resistance of M9 and M10 equal to $\frac{1}{g_{m6}}$.

$$\text{So, } K'9 \left(\frac{W_9}{L_9} \right) (V_{GS9} - V_{T9}) + K'10 \left(\frac{W_{10}}{L_{10}} \right) (V_{GS10} - V_{T10}) = g_{m6} \quad (11)$$

$$V_{D4} = V_{D3} = -2.5 + V_{T3} + V_{ON3} = -1.5V$$

Thus,

$$V_{GS9} \cong 4V \quad \text{and} \quad V_{GS10} \cong -1V .$$

Putting the appropriate values in (11), we can solve for the aspect ratios of M9 and M10. One of the solutions could be,

$$K'9 \left(\frac{W_9}{L_9} \right) = \frac{1}{1} \quad \text{and} \quad K'10 \left(\frac{W_{10}}{L_{10}} \right) = \text{very small} \quad (12)$$

The dominant pole could be calculated as,

$$p_1 = \frac{- (g_{ds4} + g_{ds2})}{2\pi A_{V1} C_C} = -1.16 \text{ KHz.}$$

And the load pole would be,

$$p_2 = \frac{-g_{m6}}{2\pi C_L} = -2.8 \text{ MHz.} \quad \text{for a 20 pF load.}$$

It can be noted that in this problem, the product of the open-loop gain and the dominant pole is approximately equal to the load pole. Thus, the gain bandwidth is approximately equal to 2.8 MHz and the phase margin would be close to 45 degrees.

Problem 6.3-7 - Continued

PSRR:

If a small ripple v_s is applied at the V_{dd} terminal, then the gain of this ripple from this terminal to the output can be expressed as,

$$\frac{v_o}{v_s} = \frac{\left(1 - \frac{R_S}{R_S + (1/g_m)}\right) g_m}{g_{ds6} + g_{ds7}} = 2.8 \text{V/V}$$

Thus, PSRR due to variations in V_{dd} would be, $A_V / 2.8 = 2489 / 2.8 = 889$.

SPICE file:

```
.model nmos nmos vto=0.7 lambda=0.04 kp=110u
.model pmos pmos vto=-0.8 lambda=0.05 kp=50u

vdd 1 0 dc 2.5 ac 0
vss 10 0 dc -2.5 ac 0
vinp 5 0 dc 0 ac 1
*vinn 4 0 dc 0 ac 0

m8 2 2 1 1 pmos w=3u l=1u
rs 2 10 100k
m5 3 2 1 1 pmos w=3u l=1u
m1 6 8 3 3 pmos w=2u l=1u
m2 7 5 3 3 pmos w=2u l=1u
m3 6 6 10 10 nmos w=4u l=1u
m4 7 6 10 10 nmos w=4u l=1u
m7 8 2 1 1 pmos w=5u l=1u
m6 8 7 10 10 nmos w=10u l=1u
cc 7 9 6p
cl 8 0 20p
m9 8 1 9 9 nmos w=1u l=1u
m10 8 10 9 9 pmos w=1u l=100u

.op
.ac dec 10 1 100meg
.option post
.end
```

Operating points:

**** mosfets

```
subckt
element 0:m8      0:m5      0:m1      0:m2      0:m3      0:m4
model    0:pmos    0:pmos    0:pmos    0:pmos    0:nmos    0:nmos
region   Cutoff    Cutoff    Cutoff    Cutoff    Saturati  Saturati
id       -35.3708u -34.8506u -17.4107u -17.4399u 17.4107u 17.4399u
ibs      0.         0.         0.         0.         0.         0.
ibd     14.6292f  11.4726f  28.7676f  28.3314f -9.7598f -10.1959f
```

Problem 6.3-7 - Continued

```

vgs      -1.4629    -1.4629    -1.3517    -1.3527    975.9818m  975.9818m
vds      -1.4629    -1.1473    -2.8768    -2.8331    975.9818m  1.0196
vbs      0.          0.          0.          0.          0.          0.
vth      -800.0000m -800.0000m -800.0000m -800.0000m  700.0000m
700.0000m
vdsat   -662.9217m -662.9217m -551.7476m -552.7377m 275.9818m
275.9818m
beta    160.9719u 158.6045u 114.3838u 114.1657u 457.1773u 457.9449u
gam eff 527.6252m 527.6252m 527.6252m 527.6252m 527.6252m 527.6252m
gm     106.7118u 105.1423u 63.1110u 63.1037u 126.1726u 126.3844u
gds     1.6480u   1.6480u   761.0636n 763.7975n 670.2604n 670.2604n
gmb     36.9704u 36.4266u 21.8648u 21.8623u 43.7126u 43.7860u
cdtot   2.021e-18 1.585e-18 2.649e-18 2.609e-18 1.797e-18 1.878e-18
cgtot   7.005e-16 7.000e-16 4.693e-16 4.692e-16 9.467e-16 9.467e-16
cstot   6.906e-16 6.906e-16 4.604e-16 4.604e-16 9.208e-16 9.208e-16
cbtot   7.806e-18 7.806e-18 6.216e-18 6.205e-18 2.402e-17 2.402e-17
cgs     6.906e-16 6.906e-16 4.604e-16 4.604e-16 9.208e-16 9.208e-16
cgd     2.021e-18 1.585e-18 2.649e-18 2.609e-18 1.797e-18 1.878e-18

subckt
element 0:m7      0:m6      0:m9      0:m10
model   0:pmos    0:nmos    0:nmos    0:pmos
region   Cutoff    Saturati  Linear    Cutoff
id      -61.7971u 61.7971u 0.        0.
ibs     0.          0.          0.          0.
ibd     24.9901f -25.0099f 0.        0.
vgs     -1.4629    1.0196    2.4990    -2.5010
vds     -2.4990    2.5010    0.        0.
vbs     0.          0.          0.          0.
vth     -800.0000m 700.0000m 700.0000m -800.0000m
vdsat   -662.9217m 319.5939m 0.        0.
beta    281.2376u 1.2100m   110.0000u 500.0000n
gam eff 527.6252m 527.6252m 527.6252m 527.6252m
gm     186.4385u 386.7225u 0.        0.
gds     2.7467u   2.2471u   197.8911u 850.4951n
gmb     64.5917u 133.9802u 0.        0.
cdtot   5.753e-18 1.152e-17 1.727e-16 17.2658f
cgtot   1.1698f   2.3660f   3.463e-16 34.6349f
cstot   1.1511f   2.3021f   1.727e-16 17.2658f
cbtot   1.301e-17 5.233e-17 9.769e-19 1.033e-16
cgs     1.1511f   2.3021f   1.727e-16 17.2658f
cgd     5.753e-18 1.152e-17 1.727e-16 17.2658f

```



Results from SPICE simulation:


- Unloaded output (load capacitor = 0)

GBW = 1.5 MHz., Phase Margin = 90 deg, 1% settling time = 0.39 us.

- Loaded output (load capacitor = 20 pF)

GBW = 1.5 MHz., Phase Margin = 65 deg, 1% settling time = 0.48 us.

Problem 6.3-7 - Continued

Problem 6.3-7 - Continued

Problem 3 - (10 points)

Small signal differential voltage gain:


By intuitive analysis methods,

$$\frac{v_{o1}}{v_{in}} = \frac{-0.5g_{m1}}{g_{ds1} + g_{ds3}}$$

and

$$\frac{v_{out}}{v_{o1}} = \frac{-g_{m4}}{g_{ds4} + g_{ds5}}$$

$$\therefore \frac{v_{out}}{v_{in}} = \frac{0.5g_{m1}g_{m4}}{(g_{ds1}+g_{ds3})(g_{ds4}+g_{ds5})}$$



$$g_{m1} = \sqrt{\frac{2K_N W_1 I_{D1}}{L_1}} = \sqrt{24 \cdot 2 \cdot 4 \cdot 10} \times 10^{-6} = 43.82 \mu\text{S}$$

$$g_{ds1} = \lambda_N I_{D1} = 0.01 \cdot 10 \mu\text{A} = 0.1 \mu\text{S}, \quad g_{ds3} = \lambda_P I_{D3} = 0.02 \cdot 10 \mu\text{A} = 0.2 \mu\text{S}$$

$$g_{m4} = \sqrt{\frac{2K_P W_4 I_{D4}}{L_4}} = \sqrt{2 \cdot 8 \cdot 10 \cdot 100} \times 10^{-6} = 126.5 \mu\text{S}$$

$$g_{ds4} = \lambda_P I_{D4} = 0.02 \cdot 100 \mu\text{A} = 2 \mu\text{S}, \quad g_{ds5} = \lambda_N I_{D5} = 0.01 \cdot 100 \mu\text{A} = 1 \mu\text{S}$$

$$\therefore \boxed{\frac{v_{out}}{v_{in}} = \frac{0.5 \cdot 43.82 \cdot 126.5}{(0.1+0.2)(1+2)} = 3,079 \text{ V/V}}$$

Output resistance:

$$\boxed{R_{out} = \frac{1}{g_{ds4}+g_{ds5}} = \frac{10^6}{1+2} = 333 \text{ k}\Omega}$$

Dominant pole, p_1 :

$$|p_1| = \frac{1}{R_1 C_1} \text{ where } R_1 = \frac{1}{g_{ds1}+g_{ds3}} = \frac{10^6}{0.1+0.2} = 3.33 \text{ M}\Omega$$

and

$$C_1 = C_c(1+|A_{v2}|) = 5 \text{ pF} \left(1 + \frac{g_{m4}}{g_{ds4}+g_{ds5}}\right) = 5 \left(1 + \frac{126.5}{3}\right) = 215.8 \text{ pF}$$

$$\therefore |p_1| = \frac{10^6}{3.33 \cdot 2.158} = 1,391 \text{ rads/sec} \rightarrow \boxed{|p_1| = 1,391 \text{ rads/sec} = 221 \text{ Hz}}$$

$$GB = \frac{0.5 \cdot g_{m1}}{C_c} = \frac{0.5 \cdot 43.82 \times 10^{-6}}{5 \times 10^{-12}} = 4.382 \text{ Mrads/sec}$$


$$\boxed{GB = 4.382 \text{ Mrads/sec} = 0.697 \text{ MHz}}$$

$$\boxed{SR = \frac{I_{D6}}{C_c} = \frac{10 \mu\text{A}}{5 \text{ pF}} = 2 \text{ V}/\mu\text{s}}$$

$$\boxed{P_{diss} = 10 \text{ V} (140 \mu\text{A}) = 1.4 \text{ mW}}$$

Problem 4 - Design Problem 2 (50 points)

NMOS Characteristics



$$V_{th} = \underline{0.662 \text{ V}}$$

$$g_{ds} = \lambda_n I_D \Rightarrow 29.8824 \mu = \lambda_n \times 1.1465 \text{ m}$$

$$\Rightarrow \underline{\lambda_n = 0.026}$$


$$g_m^2 = 2k'_n \frac{W}{L} I_D \Rightarrow [5.8228 \times 10^{-3}]^2 = 2k'_n \times 100 \times 1.1465 \times 10^{-3}$$

$$\Rightarrow \underline{k'_n = 147.86 \text{ mA/V}^2}$$

Therefore, $\left\{ \begin{array}{l} V_{th} = 0.662 \text{ V} \\ k'_n = 147.86 \text{ mA/V}^2 \\ \lambda_n = 0.026 \end{array} \right\}$ forms the foundation to do

the initial design by hand calculation.

PMOS Characteristics



$$V_{th} = -0.864 \text{ V}$$

$$g_{ds} = \lambda_p I_D \Rightarrow 9.1481 \mu = \lambda_p \times 87.3301 \mu A$$


$$\rightarrow \underline{\lambda_p = 0.105}$$

$$g_m^2 = 2k_p' \frac{W}{L} I_D \Rightarrow [1.0091 \times 10^{-3}]^2 = 2k_p' \times 100 \times 87.3301 \times 10^{-6}$$

$$\rightarrow \underline{k_p' = 58.3 \text{ } \mu A/V^2}$$

Therefore $\left\{ \begin{array}{l} V_{th} = -0.864 \text{ V} \\ k_p' = 58.3 \text{ } \mu A/V^2 \\ \lambda_p = 0.105 \end{array} \right\}$ forms the basis to do the initial design by hand calculation.

Structure



Explanation: (1) M₁₀, M₉ set up the bias voltage at gate of M₉.

then M₉, M₅, M₇ are current mirrors to set up the bias currents for differential pair and M₇ is a constant current sink load with respect to M₆.

(2) M₁, M₂ differential pair with current mirror load consisting of M₃ and M₄. This is the first stage of the amplifier and the gain is $g_{m1}R_L$. g_{m1} is $g_{m1} = g_{m2} = g_{m3}$ and $R_L = Y_{ds2} \parallel Y_{ds4}$.

(3) M₆ is a common source amplifier with a constant sink load to get a high gain hopefully.

(4) M₈ acts as a resistor AC wise to create nulling zeros with

(1) Power consumption consideration =

$$[+2.5 - (-2.5)] I_{\text{total}} \leq 1 \text{ mW}$$

$$\Rightarrow \underline{I_{\text{total}} \leq 200 \mu A}$$

(2) Phase margin $> 60^\circ \Rightarrow C_C > 0.22 C_L$

$$\text{Now } C_L = 10 \text{ pF} \Rightarrow C_C > 2.2 \text{ pF}$$

let's use $C_C = 3 \text{ pF}$

(3) Slew Rate Consideration :

$$SR = \frac{I_5}{C_C} = \frac{I_5}{3 \text{ pF}} \geq 10 \text{ V/}\mu\text{s}$$

$$\Rightarrow I_5 \geq 30 \mu A$$

let's use $I_5 = 30 \mu A$


then the output stage current $I_{O6, O7}$.

are choose to be $5I_5 = \underline{150 \mu A}$

then we have use $180 \mu A$ now.

(4) Output stage

OVSF:



$$V_{o(\max)} = 2.5 - V_{DS6(\text{sat})}$$

$$150 = \frac{58.3}{2} \times 100 (\Delta V)^2$$

$$\Delta V = 0.227$$

$$\therefore \boxed{V_{o(\max)} = 2.273}$$

$$V_{o(\min)} = -2.5 + V_{DS7(\text{sat})}$$

$$150 = \frac{149.86}{2} \times 100 \times (\Delta V)^2$$

$$\Delta V = 0.142$$

$$\therefore \boxed{V_{o(\min)} = -2.5 + 0.142 = -2.358}$$

$$\text{Therefore, } \underline{\underline{\text{OVSF}}} = 2.273 + 2.358 = 4.631 > 4.5 \quad (\text{OK})$$

For $V_o = 0$, normal bias operation.

$$\text{M6: } 150 = \frac{58.3}{2} \times 100 \times [V_{GS} - 0.864]^2 (1 + 0.105 \times 2.5)$$

$$3 = 58.3 \times [V_{GS} - 0.864]^2 \times 1.2625 \Rightarrow \underline{\underline{V_{GS} = 1.066}}$$


$$\text{ie } \underline{\underline{V_{G6} = 2.5 - 1.066 = 1.434 \text{ V}}}$$

$$\text{M7: } 150 = \frac{149.86}{2} \times 100 \times [V_{GS} - 0.662]^2 (1 + 0.262 \times 2.5)$$

$$3 = 149.86 \times [V_{GS} - 0.662]^2 \times 1.665 \Rightarrow \underline{\underline{V_{GS} = 0.8}}$$

$$\text{ie } \underline{\underline{V_{G7} = -2.5 + 0.8 = -1.7 \text{ V}}}$$

ICMR



$$V_{IC(\min)} = -2.5 + V_{DS1(\text{sat})} + V_{DS1}$$

$$30 = \frac{143.86}{2} \times 20 \times V_{DN}^2 \Rightarrow V_{DN} = 0.142$$

$$15 = \frac{143.86}{2} \times 10 \times [V_{DS1} - 0.662]^2$$

$$V_{DS1} = 0.707$$

$$\therefore V_{IC(\min)} = -2.5 + 0.142 + 0.707 = -1.651$$


$$V_{IC(\max)} = 2.5 - V_{DS4(\text{sat})} + V_{TN}$$

$$15 = \frac{583}{2} \times 1 \times V_{DN}^2 \Rightarrow V_{DN} = 0.717$$

$$\begin{aligned} V_{IC(\max)} &= 2.5 - 0.717 + 0.662 \\ &= 2.445 \end{aligned}$$

$$\therefore \text{ICMR} = 2.445 + 1.651 = \underline{4.096} > 3 (\text{ok}) \quad \checkmark$$

(5)



(6) GB checking:

$$GB = \frac{g_{m1}}{C_c} \quad g_{m1} = \sqrt{2(147.8)(100)(15)} = 0.666 \text{ mS}$$

$$GB = \frac{0.666 \text{ mS}}{3 \text{ pF}} = 2.22 \times 10^8 \text{ rps} = 35.3 \text{ MHz} > 25 \text{ MHz}$$

(7) Avd(u) checking:

$$g_{m2} = g_{m3} = 0.666 \text{ mS}$$

$$Y_{ds2} = \frac{1}{0.026 \times 15 \mu\text{A}} = 2.56 \text{ M}\Omega$$

$$R_I = Y_{ds4} \parallel Y_{ds2} = 508.8 \text{ k}\Omega$$

$$Y_{ds4} = \frac{1}{0.105 \times 15 \mu\text{A}} = 0.635 \text{ M}\Omega$$

$$g_{m4} = g_{m6} = \sqrt{2 \times 58.3 \times 100 \times 150} = 1.32 \text{ mS}$$

$$Y_{ds6} = \frac{1}{0.105 \times 150 \mu\text{A}} = 63.4 \text{ k}\Omega$$

$$R_O = Y_{ds6} \parallel Y_{ds7} = 50.8 \text{ k}\Omega$$

$$Y_{ds7} = \frac{1}{0.026 \times 150 \mu\text{A}} = 256.4 \text{ k}\Omega$$

$$\therefore A_{vd(u)} = g_{m2} R_I g_{m4} R_O = 0.666 \times 508.8 \times 1.32 \times 0.8 = 22722.6 = 2.27 \times 10^4 > 10^4$$

(10) check phase margin :

$$\phi = 180^\circ - \tan^{-1} \left[\frac{G_B}{|P_1|} \right] - \tan^{-1} \left[\frac{G_B}{|P_3|} \right]$$

$$= 180^\circ - \tan^{-1} \left[\frac{2.22 \times 10^8}{6686.7} \right] - \tan^{-1} \left[\frac{G_B}{|P_3|} \right]$$

$$= 180^\circ - 89.9^\circ - \tan^{-1} \left[-\frac{G_B}{|P_3|} \right]$$

$$A_{D4} = 100 \times 10 \text{ mm}^2, A_{D2} = 100 \times 10 \text{ mm}^2 \quad (\text{ignore sidewall})$$

$$C_Z = C_{db4} + C_{gd4} + C_{bd2} + C_{gss} + C_{gsk} \approx 0.482 \text{ pF}$$

$$f_{P3} = \frac{1}{2\pi R_Z C_Z} = \frac{1}{2\pi \times 3.28 \text{ k} \times 0.482 \text{ pF}} \approx 100.6 \text{ MHz}$$

$$\therefore \phi = 180^\circ - 89.9^\circ - \tan^{-1} \left[-\frac{35.3 \text{ MHz}}{100.6 \text{ MHz}} \right]$$

$$= \underline{\underline{70.76^\circ}} \quad \#$$

(2) pole & zero.

$$\text{pole \#1 (dominant pole)} = P_1 = -\frac{g_{m1}}{A_V C_C} = -\frac{0.666 \times 10^3}{3.32 \times 10^4 \times 3 \times 10^{-12}} = -\frac{0.666}{3.32 \times 3} \times 10^5 \text{ rps}$$

$$P_1 \approx 6686.7 \text{ rps} = \underline{\underline{1.06 \text{ kHz}}}$$

$$\text{pole \#2.} = P_2 = -\frac{g_{m2}}{C_L} = -\frac{1.32 \times 10^{-3}}{10^{-11}} = -1.32 \times 10^8 \text{ rps}$$


Note $GB = 2.32 \times 10^8 \text{ rps}$ ie $|P_2| < GB$ Need zero-nulling to earn phase margin

(3) Zero-nulling

$$\text{zero-pole 2 cancellation} \Rightarrow \text{zero at } \frac{-1}{R_Z C_C - C_C / g_{m2}}$$

$$\frac{-1}{R_Z C_C - C_C / g_{m2}} = -\frac{g_{m2}}{C_L} \Rightarrow g_{m2} R_Z C_C - C_C = C_L$$

$$R_Z = \frac{C_L + C_C}{g_{m2} C_C} = \frac{1.3 \times 10^{-12}}{1.32 \times 10^{-3} \times 3 \times 10^{-12}} = \underline{\underline{3.28 \text{ k}\Omega}}$$




$$R_Z = \frac{1}{K_p' S_8 (V_A - V_{pL})}$$

$$\begin{aligned} V_S(\text{max}) &= +1.9 & 4.4 \\ V_S(\text{min}) &\in \underline{\underline{+1.05 \text{ V}}} & 3.55 \\ V_S(\text{min}) &= -1.63 & 0.87 \end{aligned}$$

$$3.28 \times 10^3 = \frac{1}{58.3 \times 10^6 S_8 (3.55 - 1.864)}$$

$$S_8 = \frac{10^3}{58.3 \times 3.28 \times 2.16} = 2 \Rightarrow \frac{W}{L} = 2$$

Final Circuit Schematic




All bulk for NMOS $\rightarrow -2.5V$

All bulk for PMOS $\rightarrow +2.5V$

M₃, M₄, M₆, M₇, M₈ are turned so that the input offset voltage is not needed. It doesn't affect the circuit performance as long as @ V₊=0, V₋=0. All (P1, C) "3" points are biased at the correct operating points.

Final Circuit Schematic (D.C. Bias condition. $V_+ = V_- = GND$)



All bulk for NMOS $\rightarrow -2.5V$

All bulk for PMOS $\rightarrow +2.5V$